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ABSTRACT 
 
 
 
The downscaling of the Metal-Oxide-Semiconductor Field Effect Transistors 
(MOSFET) devices have been the driving force for Nanotechnology and Very Large-Scale 
Integration (VLSI) systems. This is affirmed by Moore’s law which states that “The 
number of transistors placed in an Integrated Circuit (IC) or chip doubles approximately 
every two years”. The main objectives for the transistor scaling are: to increase 
functionality, switching speed, packing density and lower the operating power of the ICs. 
However, the downscaling of the MOSFET device is posed with various challenges such 
as the threshold roll-off, Drain Induced Barrier Lowing (DIBL), surface scattering, and 
velocity saturation known as Short Channel Effects (SCEs). To overcome these 
challenges, a cylindrically structured MOSFET is employed because it increases the 
switching speed, current flow, packing density, and provides better immunity to SCEs.  
This thesis proposes a Cylindrical Surrounding Double-Gate (CSDG) MOSFET which 
is an extended version of Double-Gate (DG) MOSFET and Cylindrical Surrounding-Gate 
(CSG) MOSFET in terms of form factor and current drive respectively. Furthermore, 
employing the Evanescent-Mode analysis (EMA) of a two-dimensional (2D) Poisson 
solution, the performance analysis of the novel CSDG MOSFET is presented. The channel 
length, radii Silicon film difference, and the oxide thickness are investigated for the CSDG 
MOSFET at the subthreshold regime. 
Using the minimum channel potential expression obtained by EMA, the threshold 
voltage and the subthreshold swing model of the proposed CSDG MOSFET are evaluated 
and discussed. The device performance is verified with various values of radii Silicon film 
difference and gate oxide thickness 
Finally, the low operating power and switching characteristics of the proposed CSDG 
MOSFET has been employed to design a simple CSDG bridge rectifier circuit for 
micropower electricity (energy harvester). Similar to the traditional MOSFETs, the 
switching process of CSDG MOSFET is in two operating modes: switch-ON (conduction 
of current between the drain and source) or switched-OFF (no conduction of current). 
However, unlike the traditional diode bridge rectifier which utilizes four diodes for its 
operation, the CSDG bridge rectifier circuits employs only two CSDGs (n-channel and p-
xviii 
 
channel) for its operation. This optimizes cost and improves efficiency. Finally, the results 
from the analyses demonstrate that the proposed CSDG MOSFET is a promising device 
for nanotechnology and self-micro powered device system application. 
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CHAPTER-1 
INTRODUCTION 
 
1.1 Background 
 
The advent of solid-state electronics began with the Bipolar Junction Transistor (BJT) 
which was one of the most trending inventions of the 20th century [1]. Over the past years, 
such inventions have been shown to have an unparalleled impact on the improvement of 
semiconductor science and technology [2]. However, the BJT shows a delay characteristic 
when turned ON and OFF. This limits it for high frequency switching applications because 
of large base-storage times. Due to this lapse in digital integrated circuits design, 
Complementary Metal-Oxide-Semiconductor (CMOS) technology has replaced the BJT 
with a unipolar device called the Metal-Oxide-Semiconductor Field-Effect Transistor 
(MOSFET).  
The MOSFET was proposed and fabricated by Kahng and Attalla in 1960 [3]. The 
phrase ‘Metal–Oxide–Semiconductor’ is a benchmark for the physical structure of certain 
field effect transistors, containing a silicon substrate on which an oxide layer is grown and 
an electrode of metal (polysilicon) is placed on the top of the oxide. The MOSFETs are 
generally voltage-controlled devices with high input impedance, which enhances their 
application in both analog and digital circuits. As a voltage is applied on the gate electrode 
of MOSFETs, some charges are induced at the interface between the oxide and the 
substrate. These induced charges create a channel by connecting the two other contacts of 
the MOSFET structure called the source and drain end as shown in Figure 1.1. The channel 
allows the flow of current between the drain and the source. Moreover, their lack of gate 
current, resulting in switching ability faster than BJT, enables them to form the basis of 
semiconductor memory devices called microchips.  
In 1958, Jack Kilby proposed the idea of Integrated Circuit (IC) and the first IC known 
as the ‘S-R flip flop’ was fabricated by Robert Noyce in 1961 as shown in Figure 1.2. The 
design methodologies of the modern ICs are reputable in the CMOS technology. The term 
‘CMOS’ is defined as a semiconductor technology used to produce the integrated circuits 
known as microchips. 
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Figure 1.1. Bulk MOSFET. 
 
The CMOS circuits comprised the n-type and p-type MOSFETs arranged in 
complementary form. In analog systems, CMOS circuits are used as data converters, image 
sensors and highly integrated transceivers in analog communication technology, whereas 
in digital systems CMOS circuits are used in microprocessors, Static Random-Access 
Memory (SRAM), microcontrollers and other digital logic circuits. Characteristically, the 
commercial integrated circuits contain billions of MOS transistors of both n-type and p-
type MOSFETs on a rectangular silicon piece of 10 mm height and 400 mm breadth. 
1.2   Justification for the Research Work 
 
This section presents the challenges of CMOS technology from one generational node 
to another as the MOSFET size is being downscaled. Moreover, a brief description of the 
evolution and the advantages of the multi-gate structures as a promising device for the 22-
nm technological generation is presented.  
 
Figure 1.2. S-R Flip Flop IC [4]. 
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1.2.1 Challenges of CMOS Technology 
 
For the last few decades, the downscaling of CMOS devices has been the driving force 
of the semiconductor industry [5, 6]. The main objective behind the device scaling is to 
increase the number of transistors (CMOS devices) per unit area (packing density) of an 
IC, its functionality, speed and low operating power from one technological node to 
another. This was predicted by Moore’s Law [7] that ‘the number of transistors per chip 
will increase by twice its size every 18 months’; as illustrated in Figure 1.3. However, 
some issues like reduction in threshold voltage (voltage roll-off), increase in subthreshold 
leakage current and irregularity in the switching (subthreshold swing) of the devices arise 
as the MOSFET size is being downscaled. These adverse effects are known as the Short 
Channel Effects (SCEs) which increase drastically in MOS structures at nanoscale [8]. 
In 1974, Dennard et al. [9] proposed a scaling theory to downscale the conventional 
bulk MOSFET to sustain Moore’s Law based on three variables: (i) The dimension, (ii) 
voltage, and (iii) doping. First, it states that all linear dimensions are reduced by the 
unitless scaling factor k both horizontally and vertically. Secondly, the voltage applied to 
the device should be reduced by the same factor k. Finally, the substrate doping 
concentration should be increased by the same factor k. For almost three decades, the work 
of Dennard et al. [10] became the benchmark in the semiconductor industry. It provided 
guideline principles to MOSFET design, circuit design, and chip design in the early history 
of integrated circuits.  
However, the adoption of the scaling theory in conventional MOSFETs will not be 
relevant beyond 22-nm technology node generation as predicted by the International 
Technology and Roadmap for Semiconductors (ITRS) 2008 guideline [11, 12]. The reason 
is that the conventional MOSFETs have compelled a physical limit on additional scaling. 
Further scaling will result in excessive SCEs which increase the device’s static power 
dissipation and overall performance. Hence, at sub-micron level Moore’s Law becomes 
invalid in conventional MOSFETs.  
Therefore, to sustain the CMOS technology trend the SCEs needed to be suppressed 
[13]. In view of this, it has been established that non-conventional multi-gate structures 
such as Silicon-On-Insulator (SOI) MOSFETs, Double-Gate (DG) MOSFETs, and 
Cylindrical Surrounding Gate (CSG) MOSFETs as shown in Figure 1.4 have emerged to 
provide better control of the SCEs [14-19]. The CSG MOSFETs provide greater coupling 
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of the gate around the silicon pillar, resulting in more improved gate control over the 
MOSFET channel than SOI and DG MOSFETs [20]. But in terms of current drive, the 
CSG MOSFETs have lesser current compared with the DG MOSFETs, and this makes 
them limited for high performance [21]. That is, they cannot operate at higher frequencies 
and lower voltages. Double-gate structures [22-24] introduce the concept of volume 
inversion leading to higher current drive. However, the fabrication process remains the 
major challenge, especially the alignment of the front and back gates [25]. 
Therefore, the modification of the CSG MOSFET became a necessity to boost the 
current drive and further improve the SCEs’ immunity. Such promising device structure 
for the 22-nm technology node generation is called the Cylindrical Surrounding Double-
Gate (CSDG) MOSFETs.  
 
Figure 1.3. Transistor Integration on chips displaying Moore’s Law [26]. 
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                   a)                                                  b)                                               c) 
Figure 1.4. 3D Structural view of the a) SOI MOSFET b) DG MOSFET c) CSG MOSFET. 
 
 
1.2.2 Cylindrical Surrounding Double-Gate (CSDG) MOSFET  
 
CSDG MOSFET belongs to the family of multi-gates with a hollow-like cylindrical 
structure. It has a similar structure to that of non-conventional CSG MOSFET and to 
conventional MOSFET in terms of source, drain, gate, and channel. However, the control 
of the channel is from both the internal and external gate, and the structure is basically 
formed from DG MOSFET. Srivastava et al [24] have proposed an undoped CSDG 
MOSFET as shown in Figure 1.5 with the aim of controlling the silicon channel very 
efficiently and further suppressing SCEs. It has been proved that CSDG MOSFETs have 
higher drive current and greater gate controllability compared to single SOI MOSFETs, 
CSG MOSFETs, and DG MOSFETs. 
 
1.2.3 Advantages of CSDG MOSFET  
 
A. Better scalability: The CSDG MOSFET has higher scalability than DG MOSFET, 
CSG MOSFET and other GAA MOSFETs and better immunity to SCEs, the reason 
being that the internal and external cylindrical surrounding gates create an electrical 
sheltering action for lateral electric field resulting from the charges in the drain and 
source regions. This superior scalability makes CSDG MOSFET a promising device 
for the 22-nm technological node in 2018. 
B. Solution to Gate misalignment challenges of DG MOSFET: The major drawback 
of DG MOSFET, the misalignment of the front and back gates, is mitigated with 
CSDG MOSFET. The CSDG MOSFET gates can easily contact the circular source 
and drain in a long and circular path thereby avoiding gate misalignment challenges. 
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C. Better channel control than CSG MOSFET: In comparison with CSG MOSFET, 
the CSDG MOSFET offers maximum gate controllability over the channels. This is 
achieved with the help of the internal cylindrical gate present in it. The internal gate, 
with the external gate, provides superior control over the channel and improvement 
in SCEs when compared to CSG MOSFET. 
D. Higher drive current: CSDG MOSFET operates in two different modes: (i) 
separate inversion and (ii) volume inversion. In the former, two conduction channels 
are formed; one is in the interface between the external gate oxide and silicon 
substrate while the other is at the interface between the internal gate oxide and the 
silicon substrate. The total current from the channel flows all around the cylindrical 
structure, unlike the DG MOSFET, where the volume inversion is only at the top 
and bottom. Hence, the volume inversion can be practically higher than that of DG 
MOSFET. 
 
 
Figure 1.5.  Capacitive and Resistive equivalent structure of CSDG MOSFET [27]. 
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E. Higher transconductance: CSDG MOSFETs provide higher transconductance 
when compared with CSG MOSFETs, since they operate at high current drive. This 
makes the device a good candidate for Radio Frequency (RF) applications because 
RF CMOS requires higher transconductance for better switching and speed. 
F. High switching frequency: Since CSDG MOSFET provides better immunity to 
SCEs and minimizes the problem of current leakage, it becomes a suitable device in 
integrated circuits due to its higher On-to-OFF current ratio than the DG MOSFET 
and CSG MOSFET devices.  
 
1.2.4 Disadvantages of CSDG MOSFET  
 
A. The structure of the device might pose a challenge in the fabrication processes. 
B. The complexity of the structure makes it rigorous to analyze. 
 
Based on the advantages, this dissertation considers the modelling of the novel CSDG 
MOSFET structure at subthreshold regime. Moreover, a simple model has been proposed 
to predict the device’s characteristics. 
 
1.3 Research Objectives 
 
Diverse research has been done with models that could help provide a solution to the 
2D Poisson equation of non-conventional MOSFETs like SOI MOSFET, DG MOSFET 
and CSG MOSFET. However less work has been done on CSDG MOSFETs, especially 
in the subthreshold regime. The main objectives of the research work are to: 
A. Analytically model the minimum channel surface potential of the external and 
internal gates of the CSDG MOSFET using Evanescent-Mode Analysis (EMA). 
B. Derive a close-form expression for threshold voltage, subthreshold current and 
subthreshold swing of the CSDG MOSFETs using minimum surface channel 
potential.  
C. Apply the switching characteristics of CSDG MOSFET in rectification of the energy 
harvested from the environment with microelectromechanical systems (MEMS). 
 
Furthermore, the secondary objective of this research is to: 
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D. Investigates the effects of the device parameters like channel length, oxide thickness 
and the radii silicon film difference on the channel potential in comparison with the 
device simulation; and 
E. Observe the effects of the SCEs and various means of minimising it through the 
device parameters. 
 
1.4 Research Methodology 
 
This research dissertation uses the Evanescent-Mode Analysis (EMA) proposed by 
Frank et al. [28] to model the potential distribution of the lightly doped Cylindrical 
Surrounding Double-Gate (CSDG) MOSFET because the subthreshold conduction is 
governed by it. The EMA is a mathematical method used to simplify the 2D Poisson 
equation. It has been used to analyse the device characteristics of both heavily and lightly 
doped devices like SOI MOSFET, DG MOSFET, and CSG MOSFET. This research 
focuses on the 2D analytical modelling of the 3D structure of CSDG MOSFET to evaluate 
its potential distribution. The 2D Poisson equation is solved with the proposed model and 
the minimum surface potentials for both internal and external gates of the CSDG MOSFET 
is obtained. Furthermore, its threshold voltage, subthreshold current, and subthreshold 
swing expressions are equally deduced analytically.  
The approach at which the models are used in this work is different from that proposed 
by other researchers. In the modelling of the 2D structure we considered the internal and 
external radius independently with the help of the boundary condition. Then, we applied 
the EMA model different from Parabolic Approximation Analysis (PPA) [29] to obtain 
the channel potential distribution of the novel 3D structure. The EMA has been applied 
with the method of separating variables. This method involves combining actions of many 
factors by dividing the potential into several parts and each of them representing a single 
physical factor, which makes it more efficient in determining the total potential in the 
channel.  
The channel potential is subjected to the boundary condition along the channel axis to 
obtain the minimum channel potential for both the external and the internal gate of the 
CSDG MOSFET. Furthermore, the derived minimum channel potential is employed in the 
derivation of the threshold voltage, subthreshold current and the subthreshold swing. The 
obtained analytical expression is compared with the numerical simulation for verification. 
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1.5 Scope and Limitation 
 
This research work considers precisely the analytical modelling and numerical 
simulation of the channel potential, threshold voltage, subthreshold current, and 
subthreshold swing of the proposed novel multi-gate structure called CSDG MOSFET in 
the subthreshold (weak inversion) region. The essence of this work is to observe the 
behaviour of the CSDG MOSFET at the subthreshold region with device parameters – 
also, to minimise the effects caused by downscaling convectional MOSFET and other 
proposed non-conventional MOSFETs as the CMOS technology approaches the 22-nm 
technology node in 2018. This work is limited to analytical models of subthreshold 
characteristics using EMA approach. The model is used analytically to obtain the channel 
potential that matches the experimental value from device simulation using the MOSFET 
parameters. Furthermore, the short channel effects like the surface scattering, velocity 
saturation and impact ionization have not been considered in this work. With regards to 
scaling, our analytical model of CSDG MOSFET is valid for only channel length of 30 nm 
and above. The quantum mechanical effects and tunneling which dominate in a very short 
channel device of 10 nm are neglected in our model. 
 
1.6 Contribution to Knowledge 
 
The following contributions have been made in this research work: 
A. A new device structure of CSDG MOSFET has been proposed for the simple 
modelling of the subthreshold characteristics. 
B.  Analysis of the subthreshold characteristics shows that the proposed CSDG 
MOSFET is among the promising device structures for further downscaling of 
CMOS technology and better immunity to SCEs.  
C. In terms of application, the CSDG MOSFET was used in the rectification of the 
energy harvesting system (energy harvested from the environment) for better 
efficiency and cost effectiveness. 
 
1.7 Thesis Organisation 
 
This dissertation focuses on the performance analysis of the CSDG MOSFET. The 
primary goal is to study, derive and analyses the performance of the channel length of 
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CSDG MOSFET with respect to the variation in the device parameters like oxide 
thickness, radii silicon film difference and gate voltage. The remaining part of this 
dissertation is divided in five chapters, each with multiple sub-sections.  
Chapter 2 explains the background study of the MOS structure and preliminary 
requirement for further understanding of the remaining chapters. Also, the analytical 
models proposed by different authors from traditional MOSFETs to multi-gate MOSFETs 
ranging from the charge sharing model to PPA have been reviewed. The reasons why they 
failed to give proper description of SCEs are pointed out and a better solution is proposed. 
Furthermore, the generalised EMA model as applicable to other structures is reviewed and 
the previous work on CSDG MOSFET also highlighted. 
Chapter 3 introduces the proposed CSDG MOSFET, the structural view and the 
detailed modelling of the CSDG MOSFET using an EMA model flow chart to solve the 
2D Poisson equation. The channel potential distribution of the structure has been derived 
from which the minimum surface potential of the internal and external gate of CSDG 
MOSFET is obtained. Also, the behaviour of the short channel has been observed with 
respect to variation of the oxide thickness and radii silicon film difference to analyse the 
Short Channel Effects on the structure. 
Chapter 4 is an extension of chapter 3. The minimum surface potential derived from 
chapter 3 is utilised in the derivation of the threshold voltage model. The behavior of the 
threshold voltage with respect to the channel length has been observed, based on the 
variation of oxide thickness and radii silicon film difference. Also, the subthreshold current 
and the subthreshold swing model are derived. The subthreshold current model is based 
on diffusion mechanism while the subthreshold swing model is obtained with the 
minimum surface potential. Furthermore, the behavior of the model with respect to the 
radii silicon film difference and oxide thickness is observed.  
Chapter 5 explains the application of CSDG MOSFET in the micro-power system. The 
energy harvested from the environments through the microelectromechanical system 
(MEMS) is rectified by CSDG MOSFET for useful input to the micro electronic devices 
such as wireless remote controls and the wireless sensor nodes. The CSDG MOSFET turn-
on threshold voltage at short channel is within 0.2 V to 0.4 V. This makes it an important 
substitute for traditional bridge rectifier in the micro power system. 
Finally, Chapter 6 contains the conclusion and discussion of the future works. 
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CHAPTER-2 
BACKGROUND INFORMATION AND LITERATURE 
REVIEW 
 
2.1 Introduction 
 
This chapter introduces various definitions of the general physics of MOS structure and 
terms used. Also, several models like charge sharing model, empirical model, polynomial 
model and Parabolic Approximation Analysis (PPA) have been reviewed from Bulk 
MOSFET to multi-gate structures. Their strengths and weaknesses are clearly highlighted. 
Also, the EMA model is reviewed for different MOSFET structures. Furthermore, the 
previous works by various researchers for the CSDG MOSFETs are reviewed. 
 
2.2 General Physics of MOS Structure Terms  
 
The understanding of the MOSFET’s device operation relies on the fundamental 
principles of the MOS structure. This section presents the general MOS structure terms for 
better understanding of the subsequent chapters. 
 
2.2.1 Fermi Level 
 
Fermi level [30] is defined as the highest energy state occupied by an electron in the 
semiconductor at absolute zero temperature. This concept was derived from Fermi-Dirac 
statistics. Since electrons are fermions, only two electrons of opposite spin can exist in the 
same energy state according to the Pauli Exclusion Principle [31]. So, the remaining 
electrons pack into the lower available energy state and build up a ‘Fermi sea’ of electron 
energy states. That surface of the sea at which no electron has energy to rise above at 
absolute zero temperature is called the Fermi level. The concept of Fermi energy becomes 
necessary to understand the electrical and thermal properties of solids. Fermi energy is in 
the order of electron volts and it plays a crucial rule in the band theory of semiconductors.  
For an intrinsic semiconductor, the Fermi potential level lies in the same position, 
whereas in a doped semiconductor, n-type and p-type, the Fermi-level is shifted by the 
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impurities due to their band gaps. The position of the Fermi level with respect to the 
conduction band is the main parameter in determining the electrical properties of a device. 
 
2.2.2 Energy Band Diagram of MOS Structure  
 
The energy band diagram [32] displays the electron energy level in metals and in a 
semiconductor of MOS structure with respect to the conduction (EC) and valence band 
(EV) edge in the oxide and silicon, as described by Fermi energy. Deep inside the 
semiconductor, the electron energy is assumed to be zero because of charge neutrality. 
And, as the electrons gain energy above the 1.1 eV band gap energy of silicon, conduction 
takes place. Whereas in oxide it is 8 eV, which make it act as an insulator. The band energy 
diagram described in Figure 2.1 shows the modes of operation (p-type semiconductor): 
Flat band condition, Accumulation, Depletion and Inversion. 
 
 
Figure 2.1. Energy band diagram for MOS structure with p-type substrate assuming work 
function (ϕMS) = 0 and effective oxide charge (Q0) = 0 for various value of gate-source voltage 
(VGS):  (a) Flat-band condition (b) Accumulation (c) Depletion (d) Weak inversion (e) Strong 
inversion [30, 33]. 
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2.2.3 Flat-band Condition 
 
As the name implies, the flat-band condition [34] refers to the fact that the 
semiconductor has a flat energy band diagram because of zero net charges in it as described 
in Figure 2.1. The flat-band voltage (VFB) condition is obtained when the applied gate 
voltage equals the work function difference between the gate metal and the semiconductor, 
assuming zero parasitic charges in the oxide and zero net charge difference in the oxide-
semiconductor interface. The flat-band voltage plays an important role in determining the 
threshold voltage of modern short channel devices. The authors from [32] presented the 
condition for the flat-band voltage as:     
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The flat band voltage is given by the well-known formula [34]: 
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where ϕMS, Qeff, Cox. χ, Eg, Efm, Efp, e and ψs are the work function difference between 
channel and the gate, effective charge in the oxide, oxide capacitance, electron affinity of 
the semiconductor, band gap energy, Fermi energy level of the gate metal, Fermi energy 
level of the p-type substrate, the electric charge and the surface potential respectively. 
 
2.2.4 Work Function 
 
An electrostatic potential is established when an electron moves from one material to 
the other through the junction. The measure of how difficult it is for an electron to leave 
the host material is called the work function [8]. The contact potential between two 
different materials is basically the work function difference between the two dissimilar 
materials in electron Volts (eV). It varies from one material to another [8]. 
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2.2.5 Effective Charges at the Interface  
 
In MOS structure, various charges exist at the interface, namely; (i) fixed oxide charges, 
(ii) oxide trapped interface charges, (iii) mobile ionized charges and (iv) interface trapped 
charges. All these charges are collectively known as effective charge [35]. Due to charge 
neutrality law, all these effective charges cause a total charge of +Q0 to appear on the 
system. So, the +Q0 will cause a -Q0 to be in the system. Since these charges are present 
at the gate, substrate end of the oxide, a potential drop of ψox will occur across the oxide. 
The value is given as [35]: 
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where Cox is the total capacitance per unit area between the two ends of the oxide, εox 
is the permittivity of the oxide and tox is the oxide thickness. 
 
2.2.6 Accumulation Region  
 
Considering a p-type MOS structure in which the gate-to-body voltage (VGB) decreases 
below the Flat-Band voltage (VFB), that is when the VGB becomes more negative, the 
negative change in (VGB) results in negative change in the gate charges per unit area (QG). 
QG must be balanced by positive silicon charges at the interface (QS) according to charge 
neutrality [34]. Thus, a hole will accumulate at the oxide-silicon interface to provide a net 
positive charge. Furthermore, the negative charges in VGB will cause a negative change in 
the surface potential ψs and potential drop across the oxide ψox, as shown in the energy 
band diagram in Figure 2.1, and the band bends upward [36]. 
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2.2.7 Depletion Region 
 
Assuming the VGB is slightly greater than VFB., then the positive charge per unit area at 
the surface will drive holes away from the oxide-silicon interface. This causes the interface 
to be depleted of holes. So, as the (VGB) increases above (VFB), the hole density keeps 
decreasing below the doping concentration value, NA. Then, the charge QS is due to the 
uncovered acceptor atoms in which each contributes to negative charges -q leading to the 
band bending downward towards the oxide-silicon interface as shown in the energy 
diagram in Figure. 2.1 [8]. 
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2.2.8 Inversion Region 
  
The inversion region is divided into two parts. The weak inversion and the strong 
inversion as described below. 
Weak Inversion Region 
As the VGB is increased further, more acceptor atoms are uncovered and the ψs becomes 
more positive to attract number of electrons (e-s) to the surface. Further increase in VGS 
will result to attraction of significant number of electrons towards the surface and further 
downward bending of the energy band. Each of these electrons contributes charges, -q to 
Qs. So, the VGB at which electron concentration ns under the gate equates the concentration 
of the hole in the silicon substrates, NA, is called the threshold voltage. It’s also called the 
upper limit of weak inversion as proposed by Arora [33]: 
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where ϕf, ni, ϕf, is the Fermi-potential drop, intrinsic carrier concentration, and thermal 
voltage respectively. Under threshold, few electrons or minority carriers exist in the 
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region. This enables subthreshold conduction to take place, although not strong enough to 
cause the stream flow of current, hence the region is called the weak inversion or 
subthreshold regime.  
As the MOS integrated circuit has evolved to exploit the nanotechnology regime, it 
became expedient to research more deeply the minority carriers that are present under the 
gate when the gate voltage is less than the threshold voltage, since they play an important 
role in causing undesirable leakage current in the device and the IC structure. Thus, the 
subthreshold region of operation is as important as the traditional cut off, linear and 
saturation region of operation in the traditional MOSFET.  
 
Strong Inversion Region 
 
At higher value of VGB, the density of electrons exceeds the holes at the surface. As a 
result, the ψs rises above Fermi-potential by several thermal voltages ϕt.  Hence, the MOS 
operates in a strong inversion region and current tends to flow from the drain to the source  
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where ϕo depends on several values of ϕt whose value depends on the substrate doping 
and oxide thickness [8]. 
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2.2.9 Potential Balance and Charge Balance 
 
Surface potential is the total potential drop across the surface region of a MOS structure. 
There are three types of potential drop in the MOS structure when connected to an external 
environment (source voltage, VGB). These include the following: 
a)  Potential drop across the oxide, ψox 
b)  Surface potential drop, ψs 
c) Several contact potential drops, ϕMS 
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The several potential drops of the external gate voltage across the MOS interface results 
to the potential balance equation as given [37]: 
 
GB ox s MSV                               (2.8) 
 
Since, the contact potential is a known constant, it can be neglected. Therefore, any 
change in the external gate voltage will result in a corresponding change in the oxide and 
surface potential drop as given [37]: 
 
GB ox sV                    (2.9) 
 
Likewise, the charges must balance one another for overall charge neutrality in the 
structure and, assuming the oxide effective charges are fixed, then the charge balance 
equation is expressed as [8]: 
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Also, the gate charge-potential balance and semiconductor charge-potential balance are 
given as [37]: 
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Solving equation (2.8), (2.9) and (2.11) yields basic semiconductor MOS equation that 
is consistent in the silicon-oxide interface as given: 
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This equation is widely used in the analytical modelling of all MOSFET structures both 
conventional and non-conventional. The major difference to its application to any 
MOSFET structure is based on the boundary conditions. 
 
2.2.10 Threshold Voltage 
 
Threshold voltage is the value of the gate voltage required to attain the threshold 
inversion point as given by the equation (2.6) for NMOS. Although, in our work, we 
reported the n-channel MOS, its extension, PMOS is considered in our application of 
CSDG MOSFET in chapter 5. There are several ways of determining the threshold voltage; 
one of the methods is by using the Id-VGS graph [38]; another method is called the 
extrapolation method [39] by finding the minimum surface potential at the gate [40, 41]. 
We utilised the minimum surface potential with the help of EMA to obtain the threshold 
voltage of the CSDG MOSFET structure, since this method is analytically based. 
 
2.2.11 Subthreshold Swing  
 
The subthreshold swing [42] determines how effectively the gate voltage could stop the 
flow of drain current when decreased below the threshold voltage. Hence, it predicts the 
OFF-current with respect to the subthreshold current. Furthermore, the subthreshold 
current was obtained on the principle of the trapezium integration in consonance with the 
approach with Liang et.al. [42].  
2.3 Review of Short Channel MOSFET models with their  
established Limitations 
 
This section reviews different short channel models of MOSFETS structures from 
decades ago to date. The models are discussed as follows: 
 
2.3.1 Yau’s Charge Sharing Model 
 
Since 1970, many analytical models for threshold voltage of short channel devices have 
been published, among which is the charge sharing model proposed by Yau in 1974 [43]. 
As the channel length is decreased, the drain and source magnetic field lines contribute to 
the channel of the MOSFET as shown in Figure 2.2. The xj is the depth of the drain and 
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source junction, L is the channel length, Wdm is the maximum depletion depth of the gate, 
and tox is the gate oxide thickness. For lightly doped substrate NA, the classical threshold 
condition is given as 2ϕf [44].  
 
 
 
Figure 2.2. Short channel P-Type MOSFET illustrating Charge sharing [43]. 
 
 
Hence, the author obtained: 
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where εsi, ϕt, Vbs and ni are the permittivity, thermal voltage, substrate biased voltage and 
carrier concentration respectively. Furthermore, the authors obtained the threshold voltage 
for long channel as given: 
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where VFB is the flatland voltage, Cox is the oxide capacitance per unit area, QB is the total 
depletion charge, Wdm is the width of the MOSFET structure and L is the gate length at the 
top and L1 is the gate length at the bottom. Considering the area of trapezium within the 
MOSFET structure, excluding the charges from the source and drain, Q’B with respect to 
the channel length due the short channel within the area of the trapezium, shape was 
obtained by the author as: 
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It was assumed that the under the depletion depth, dmW under the gate is the same as that 
of the drain and the source. Hence, in the analysis, the short channel threshold voltage for 
bulk MOSFET was obtained as: 
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As rj/L tends to infinity, the threshold voltage equation obtained in equation (2.17) 
reduces to that of the Long channel case obtained in equation (2.14). 
The most impressive significance of Yau’s model is the ability to predict the depletion 
depth at which the SCEs occur. He pointed out that SCEs become negligible if L>>Wdm. 
However, Yau’s model did not provide adequate analysis for the effect of oxide thickness. 
It is obvious that a gate with thicker oxide would have less effect on the depletion charge 
than the corresponding thin oxide [45]. Another shortcoming of Yau’s model is the lack 
of consideration of Drain Induced Barrier Lowering (DIBL) effect which decreases the 
channel potential at the drain end. Also, there was an incorrect prediction of SCE as 
approximately 1/L. 
Furthermore, earlier literature [46] also obtained SCEs as an approximately 1/L 
expression by creating a partition of three regions in the depletion region as drain region, 
source region and gate region, explaining that the region near the drain and source contains 
less charges per width compared to the region under the gate. The derivation was not based 
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on charge sharing but rather on 1D capacitance of the three regions with respect to their 
vertical depths. However, this is not true because without charge sharing, the drain and 
source depletion region should have more charges per width in accordance with Yau’s 
sharing model and not fewer. Several articles have appeared in literature which deal with 
charge sharing and almost all the work neglected the effect of oxide thickness, incorrect 
prediction of SCE and the DIBL [47-49]. 
 
2.3.2 Toyabe’s Polynomial Potential Model 
 
This model assumes that the 2D potential function occurs on a specific pattern of a 
cubic polynomial. The x is in the vertical direction with coefficient function of y in the 
lateral direction as shown in Figure 2.3.  
 
Figure 2.3. Biased MOSFET coordinates for polynomial potential model [50]. 
 
By applying the boundary conditions at the surface, where the vertical variable x=0, 
the 2D Poisson equation is reduced to the 1D differential equation. Hence, the surface 
potential is determined as a function of variable y from which the exponential dependence 
of the SCE model on channel length is derived with characteristic scaling length expressed 
as a function of vertical variable x. 
In 1979, Toyabe and Asai [50] were the first to publish the polynomial potential model 
and researchers have emulated their method in the modelling of the surface potential of 
the short channel devices. However, they all ended up with a slight difference in the 
expression of the characteristic scaling length as a function of the depletion depth, Wdm 
and the gate oxide thickness. Toyabe and Asai’s model is summarised as follows: The 2D 
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Poisson’s equation of the electrostatic potential ψ (x, y) of the gate’s depletion region of 
nMOSFET with uniformly doped NA biased at subthreshold is given as: 
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where x is the vertical direction with x=0 for the silicon surface and x=Wdm for maximum 
depletion depth at classical threshold condition of 2ϕf and y is the lateral direction with 
y=0 for source region and y=L for drain region. A polynomial approximation 
is formed to derive the equation for surface potential as: 
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where the coefficients a0, a1, a2, and a4 are y -dependent. The boundary conditions in 
the vertical x directions are given as follows: 
At x=0, assuming VFB=0 for simplicity 
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The coefficients a0, a1, a2 and a4 are determined from equation (2.19) and (2.20) and the 
value of d2ψs/dx2 at the surface can be easily obtained. By assuming x=0, from equation 
(2.20), the authors obtained the surface potential using equation (2.18) as follows: 
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where the characteristic scale length is given as: 
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where A consists of qNA/εsi, Vbi, and VGS-VFB. 
Considering the lateral direction for y=0 and y=L , the solution of the surface potential, 
ψs(y) was obtained from equation (2.21), (2.22) given as:  
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where Vbi is the built-in potential voltage and A1=-(γ/2)2A0. By assuming (2L >> γ), the 
authors obtained the minimum surface potential’s value as given: 
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The minimum surface potential plays a major role in the derivations of subthreshold 
characteristics like the threshold voltage, subthreshold swing, and subthreshold currents. 
Their work gave a benchmark for the analytic understanding of the SCEs based on 
boundary conditions. They were the first to depict the drain and source fields effects in the 
channel in exponential form. This leads to the derivation of the so-called point of minimum 
surface potential which plays a major role in the derivation of the characteristic natural 
length as a function of gate oxide. It also plays an important role in the determination of 
the depletion width under the gate of short channel MOSFET. 
However, the polynomial approximation methods used in equation (2.19) for their 
physical analysis do not satisfy the 2D Poisson equation for all of the channel region. The 
model is only valid at x=0. Also, the gate oxide region was not treated in 2D and the 
boundary conditions used were only valid for long channel devices because they assumed 
a constant vertical field in the x-direction of the oxide region ignoring the lateral effects 
from the y-direction.  
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2.3.3 Brews’ Empirical Expression Model 
 
In the 1980s, Brews et al. [51] proposed limited minimum channel length (Lmin) for a 
short channel device as a function of drain and source junction depth, oxide thickness, and 
drain and source depletion widths. His model was on the numerical fitting of 2-D computer 
aided simulation results. The proposed empirical relation was given as: 
 
1
1 3
2
min . ( )j ox S DL A x t W W
 
  
 
   (2.26) 
 
where A is the proportionality factor and xj is the junction depth. All the units are in 
micrometers except A and tox which are in angstroms. WS and WD are the depletion region 
width for source and drain respectively in one dimension given as: 
 
 
1
22 ( )D B DS bi GSW L V V V       (2.27) 
 
where LB is the bulk debye length given as: 
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     (2.28) 
 
where VDS is the drain to source voltage, Vbi is the built-in voltage, and VGS is the gate to 
source reverse voltage. For VDS=0, WD=WS. 
Brews et al. used a two-dimensional computer calculation to determine Lmin while the 
A was fixed by fitting the minimum channel length to single power of (1/3) of the product. 
The A was assigned a value of 0.41 with the unit of the reciprocal of cube root of 
Armstrong (A0)-1/3. 
The Brew’s et al. empirical model fits the 2D numerical simulation and considers the 
effects of the gate oxide on the channel length and depletion width effect. His model also 
introduces advanced 2D numerical simulation of parameters. However, it is obvious that 
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the result is dimensionally inconsistent: the left-hand side (LHS) dimension is not equal to 
the right-hand side (RHS) dimension based on dimensional analysis [52]. Also, if all the 
linear parameters, xj, tox, WD, and WS are scaled by 2, Lmin will be downscaled by 2
4/3 and 
the general scaling principle is violated [53]. Another major shortcoming is that there is 
no analytical basis for the expression of SCE. Its model seems to be based on observations.   
Another empirical model was proposed by Ng et al. [54] as an improved generalised 
guide for MOSFET scaling. The authors improved on the Brews et al. empirical model’s 
drawback at the sub-half micro regime. However, the authors did not provide an analytical 
basis for their expression, hence their model is observation oriented. 
 
2.4 Parabolic Approximation Potential (PPA) Model 
  
It has become an established fact based on literature [55-59] that the most appropriate 
way to analytically model short channel devices is by solving the 2D Poisson’s equations 
as a boundary valued problem. The boundary conditions eradicate the need for 
specification of the surface potential, but physically predict the description of it in 
consistency with the long channel models. Every MOSFET structure has its respective 
boundary condition that is applicable to its model. 
 
2.4.1 Silicon on Insulator (SOI) MOFET 
 
In 1989, Young [29] finalised the fundamental work by using a simplified parabolic 
approximation to solve the 2D Poisson equation described in equation (2.21) for an SOI 
MOSFET. He described the potential distribution in the vertical direction as shown in 
Figure 2.4. However, this model is based on a quadratic equation rather than Toyabe’s 
Polynomial Potential Model approach. For convenience, the analysis is derived again as 
follows: 
2
0 1 2ψ(x, y) = c (y) + c (y)x + c (y)x     (2.29) 
where the coefficients co, c1, and c2, are functions of x only. Three boundary conditions 
were used on the assumption that the potential at the bottom interface is negligible due to 
buried oxide thickness.  
a) At x=0 
0(0, ) ( ) ( )fy y c y       (2.30) 
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Figure 2.4. The 2D structural view of SOI MOSFTET [29]. 
 
b) The electric field at x=0 is given by the difference in gate voltage and the oxide 
thickness as given: 
 
       1
0
( ) - -( , )
( )
f GS FBox
si oxx
y V Vd x y
c y
dy t



     (2.31)  
 
c) The electric field at x=tsi is approximately zero because of the structure of SO1 
MOSFET and it is given: 
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    (2.32)  
Their potential distribution was expressed in quadratic form using the three-boundary 
condition Equation (2.30), (2.31) and (2.32) as given: 
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Also, in 1992, Yan [60] introduced a new concept, called natural length λ to the 
parabolic approximation model of SOI MOSFET. The natural length is a key parameter in 
suppressing SCEs and it is used to describe the surface potential channel of the structure. 
A simplified equation is obtained by substituting Equation (2.31) into Equation (2.19) and 
setting y=0 leading to: 
 
2
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( ) ( )f f GS FBox a
si si ox si
d y y V V qN
dy t t
 
 
 
     (2.35) 
 
Solving the equation (2.31) and (2.34), Yan obtained the equation (2.36). 
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substituting equation (2.36) into (2.18), a simplified form of ID differential equation to 
describe the surface potential was obtained as: 
 
2
2 2
( ) ( )
- 0
d y y
dy
 

       (2.37)  
 
To solve Equation (2.37), Yan used a new boundary condition along the channel as 
follows: 
At y=0, at the source end, he obtained : 
 
2(0) - abi GS s
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V V  

        (2.38) 
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At y=L, at the drain end he obtained: 
2( ) - aDS bi GS d
si
qN
L V V V  

       (2.39) 
 
He obtained the channel potential using equation (2.37), (2.38) and (2.39) as given: 
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By differentiating the equation (2.40) at y= miny  and equating to zero, the minimum 
surface potential for the SOI MOSFET structure was obtained as: 
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   (2.41) 
The obtained close-form expression can be employed in determining the behaviour of 
the SOI MOSFET devices at short channel. The model can be extended to other structures 
as explained in the next section. 
 
2.4.2 Double-Gate (DG) MOSFET 
 
Yan further extended the model to accommodate the potential distribution of a double 
gate MOSFET as shown in Figure 2.5. The natural length he introduced was a key 
parameter in suppressing the short channel effects. Based on his model, the short channel 
effect can be suppressed by reducing the oxide thickness, using high k-dielectric, and using 
a multi-gate structure to increase gate controllability [61].  
Thus, for double gate, the device should be designed based on the scaling parameter 
and natural length as given by Yan: 
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However, in 1993 Suzuki [62] used the model but with a contrary approach. He 
proposed that the punch-through current did not flow along the surface but through the 
centre in double gate MOSFET, making the natural length result slightly different from 
what Yan proposed for double gate. He proposed that the SCEs ‘in double’ were more 
pronounced than what Yan predicted. 
 
Figure 2.5. Schematic diagram of Double-Gate (DG) MOSFET. 
However, the remaining analysis is the same as obtained by Yan. Hence, the natural length he 
obtained for double gate with a scaling parameter was as follows: 
1
si ox si
si ox
ox si ox
L
α =
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ε ε t
λ = 1+ t t
2ε 4ε t



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    (2.43) 
 
2.4.3 Cylindrical Surrounding Gate (CSG) MOSFET 
 
In 1997, Plummer [18] extended the PPA to Cylindrical Surrounding Gate (CSG) 
MOSFET in the radial direction as shown in Figure 2.6. The natural length described by 
Suzuki cannot be effectively utilised in the modelling of CSG MOSFET, since the 
surrounding-gate has a greater impact on the channel potential than double gate MOSFET 
[63].  
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Figure 2.6. Cross section of CSG MOSFET 
 
The Poisson equation for CSG MOSFET based on cylindrical coordinate was obtained 
by Plummer as follows: 
2
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    (2.44) 
Young’s parabolic approximation model for CSG MOSFET was written as  
2
1 2( , ) ( ) ( ) ( )or z C z C z r C z r       (2.45) 
The boundary conditions for the CSG MOSFET structure were given based on Figure. 
2.6 as follows: 
a) The centre potential where the radius equals zero 
0( ) ( ,0) ( )c z z C z          (2.46) 
b) the electric field in the centre of the silicon pillar is zero 
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c) the electric field at the silicon-oxide interface was obtained as 
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      (2.48) 
 
The potential distribution was determined by applying the equation (2.46), (2.47) and 
(2.48) to equation (2.44) and (2.45) in the same approach as Yan. Hence, Plummer 
obtained natural length for CSG MOSFET which is different from DG MOSFET and the 
scaling parameter as given: 
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There model shows a greater improvement in CSG MOSFET over double gate 
MOSFET by 30% reduction in the natural length. Several studies have been written based 
on this model for the threshold voltage analysis of double gate MOSFETs [64-67] and 
CSG MOSFETs [68, 69]. Many studies have been done based on PPA, on double gate and 
CSG MOSFET threshold voltage modelling using different gate-oxide material to 
suppress the SCEs as reported in [70-73]. PPA has attracted more research interest due to 
its simplified approach for solving the Poisson equation, especially in the area of 
junctionless MOSFETs [74, 75]. Recently, some authors have modelled the subthreshold 
swing and threshold voltage of the multi-gates MOSFETs using PPA with Effective 
Conduction Path (ECP) [76, 77]. However, in terms of accuracy and universality, the PPA 
has been shown to be inferior to EMA analysis [78] because of its estimated value of 
natural length, λ, in which the dormant subthreshold current occurs at the centre of the 
channel. Also, the 2D Poisson equation does not satisfy the channel potential inside the 
device. Furthermore, the use of 1D equation in the oxide region neglects the lateral field 
effects across the boundary which is also a major shortcoming of PPA in DG MOSFET 
and CSG MOSFET, except in special cases where some authors neglect the lateral effect 
(Junctionless MOSFET) and assume a quasi-2-D model [79, 80] or use it with ECP. The 
best approach in solving the 2D Poisson equation is by considering the oxide and silicon 
regions as a two-dimensional problem to yield physically consistent results, only possible 
if we can handle the different permittivity in the oxide and silicon in such a way that a 2D 
solutions can be obtained for both regions. This can be achieved by using the EMA model. 
Hence, the EMA model provides a solution to the 2D Poisson equation which accurately 
predicts the potential distribution in the entire device channel.  
 
2.5 Evanescent-Mode Analysis (EMA)  
 
In 1998, Frank et al. [28] solved the 2D Poisson equation by evanescent-mode analysis. 
This method became a generalised scaling length model for 2D effects in MOSFET. This 
model predicts the natural length, λ as a function of transverse confinement of the device 
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structure with respect to its boundary condition. This leads to an eigenvalue equation from 
which the characteristic scale length of the structural is obtained.  
2.5.1 Modelling of MOSFET Structures 
 
According to Frank et al. the potential function is divided into two parts, one in the 
oxide region, ψ1(x,y) and the other in the silicon region, ψ2(x,y) as shown in Figure 2.7. The 
authors represent each potential as a physical factor as shown in equation (2.49). 
 
 
Figure 2.7. Schematic diagram of two-region MOSFET scale length model 
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The simplified form of equation is given as: 
 
1 2( , ) ( ) ( , )D Dx y x x y       (2.49b)  
 
From equation (2.49), there is an inhomogeneous component, V1(x) and V2(x) which 
satisfies the 1D Poisson’s equation at the top with the bottom boundary conditions and the 
dielectric boundary conditions like that in PPA model (ψ1D(x)). The UL1, UL2, UR1, and UR2 
are the left and right homogenous components satisfying the drain and source boundary 
conditions. The U’S satisfies the 2D Laplace equation (ψ2D(x,y)) for any λn and can be 
expressed in series along the y-axis and x-axis as a solution of sinh(y)sin(x) as given by 
Frank et al. as follows: 
33 
 
1
1
1
1
1
1
sinh( ( - ))
sin( ( ))
sinh( )
- 0
sinh( ))
sin( ( ))
sinh( )
n n
L n ox
n n
ox
n n
R n ox
n n
b L y
U x t
L
t x
c y
U x t
L










 
   
 
 
  
   
  


   (2.50) 
 
2
2
1
2
2
1
sinh( ( - ))
sin( ( - ) )
sinh( )
0
sinh( ))
sin( ( - ) )
sinh( )
n n
L n
n n
n n
R n
n n
b L y
U x W n
L
x W
c y
U x W n
L

 


 





 
   
 
 
  
   
  


  (2.51) 
 
According the authors, at the top when x=-tox, UL1 and UR1 vanish. Also, when x=w, UL2 
and UR2 vanish at the bottom. Considering the dielectric boundary condition at the oxide-
silicon interface where x=0, the potential and electric field must be consistent if: 
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Evaluating the boundary condition on either the equation (2.50) or (2.51) respectively 
yields an equation for the eigenvalues, λn. which satisfy the Laplace equations as given:  
 
1 1
tan( ) tan( ) 0n ox n
ox si
t W 
 
      (2.54) 
 
The authors assumed the lowest term of n=1 for the u series since the hyperbolic Sine 
function decays very fast at higher orders. They assumed channel length of 1 1L  for 1D 
gradual channel approximation. Their major contribution was introduction of a generalised 
form of solving the 2D Poisson equation using EMA. Also, they introduced the eigenvalue 
λn as a scaling parameter. However, the authors did not consider the threshold voltage and 
subthreshold swing in their analysis. 
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2.5.2 Double-Gate (DG) MOSFET and Cylindrical Surrounding Gate (CSG) 
MOSFET 
 
In 2000, Monroe et al. [20] extended the EMA to DG MOSFET and CSG MOSFET. 
In their general expression, the three different layers of the device were based on the 
boundary condition that at the silicon-oxide interface the electric field must be continuous. 
Hence, the general scale length, λ for double gate was estimated as follows: 
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   (2.55) 
 
where, λ=(tsiεox+εsitox)/εoxπ) for thin oxide which is similar to Frank’s analysis but 
differs from the Yan et al. model since λ does not tend zero when tox tends zero. This is 
because the silicon channel is non-zero. The 2-D Laplacian equation from equation (2.49b) 
was derived using Fourier’s expansion mode in which each mode has its own characteristic 
decay length, as given [20]:  
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By considering the lowest order of 1n   in accordance with Frank’s analysis, the 
equation (2.56) can be rewritten as: 
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Monroe et al. extended their analysis to CSG MOSFET, where the channels are 
represented in terms of radius and the z axis, with the ψ1D(r) representing the long channel 
solution in the silicon and the ψ2D (x, y) denoting the Laplacian equation in the cylindrical 
coordinate. The Bessel function was introduced to the channel potential due to cylindrical 
coordinate as follows: 
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However, since the ϕ is independent of the channel, the general potential distribution 
for cylindrical coordinate can be written as:  
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where for thin oxide,  
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After comparison, Monroe et al. concluded that the EMA model predicts 35% reduction 
in the natural length of CSG MOSFET when compared to double gate MOSFEETS, 
thereby making the cylindrical structure a better scaling device for nanotechnology. 
However, there is an omission of the threshold voltage and subthreshold swing 
characterisation in their analysis.  
In 2002, Qiang et al. [14] used the EMA model to derive the general subthreshold swing 
for double gate MOSFET and introduced an effective conduction path effect (ECPE) to 
emphasise the position for the overall conduction in DG MOSFET. The channel potential 
is highlighted as in equation (2.11). The 1D Poisson equation is derived by the general 
approximation as given [14]: 
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The authors obtained the 2D Poisson equation based the boundary condition according 
to the structure in Figure 2.5 as given: 
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The minimum surface potential was obtained by differentiating equation (2.62) with 
respect to x based on the boundary condition assumed by the authors as given [14]: 
 
1
1
-
2
min 1 1 1 1( ) ( - ) ( ) 2 cos( ) ( )
L
x
GS FB D DSx V V y V V V e

 
 
     
 
 
  (2.63) 
 
They obtained the subthreshold swing as given: 
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Qiang concluded in the ECPE he introduced, that overall conduction was between the 
centre and the surface and not in the centre as previously predicted in the PPA model [81] 
and by and with the help of the ECPE, he derived the subthreshold swing. The deff and 
nm(x) represent ECPE and Boltzmann distribution function respectively. However, he did 
not consider the threshold voltage in his analysis. 
In 2005, Kuang [82] introduced the ECPE to the CSG MOSFET with the help of EMA 
model in order to determine the threshold voltage of the device structure via the minimum 
channel potential. The author observed that the threshold voltage was dependent on the 
scaling factor of 1L . He extended the reference proposed by Qiang by redefining the 
ECPE as: 
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The 1D and 2D Poisson solution are similar to what Monroe obtained; however his 
eigenvalue derived to satisfy the silicon-oxide interface for CSG MOSFET was given as: 
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The minimum surface potential with ECPE was used to obtain the threshold voltage 
since, with volume inversion [83], the current leakage at subthreshold would not be at the 
centre of the channel but rather between the silicon-oxide surface and the centre. However, 
the author did not consider the subthreshold swing of the CSG MOSFET. 
In 2007, El Hamid et al. [84] presented an analytical model for the threshold voltage 
and subthreshold swing for CSG MOSFETS by solving the 2D Poisson equation with 
EMA model. The models were based on the minimum value of the channel potential. The 
subthreshold swing was based on Qiang’s model while the threshold voltage was based on 
the minimum surface potential. Several articles have been written based on multi-gate 
MOSFET structure in which EMA has been used as a powerful tool in analysing the 2D 
Poisson equation [85-88]. However, CSDG MOSFET is yet to be fully exploited with 
EMA. 
 
2.6 Cylindrical Surrounding Double-Gate (CSDG) MOSFET 
 
Researchers have extensively studied the issues related to SCEs in SOI MOSFETS and 
multi-gate devices such as DG MOSFETS and CSG MOSFETS as previously reported. In 
2011, Srivastava et al. [24] proposed a new multi-gate device known as CSDG MOSFET 
with application in the RF switching due to its low power consumption and high-speed 
radio frequency switching. However, the authors did not provide a detailed physics 
analysis supporting the proposed device structure. 
In 2013, Srivastava et al. [89, 90], presented an explicit model of CSDG MOSFT based 
on a unified charge control model. The authors derived the channel current expression for 
38 
 
the structure with the terminal charges, transconductance, trans-capacitance and drain 
conductance as a function of the structural parameter and applied voltage. However, the 
authors did consider the subthreshold characteristics in their model and gave no analytical 
expression for the device threshold voltage. Also, only the 1D Poisson equation was solved 
in the derivation of channel potential. In 2014, Srivastava et. al. [91] analytically modelled 
the device characterization of the CSDG structure in which the internal and external drain 
currents were derived. The authors reviewed that CSDG MOSFET had a better energy 
efficiency when compared with CSG MOSFET in terms of volume inversion and gate 
controllability, although, their structure was slightly different from our proposed structure. 
In 2015, Verma et al. [92] proposed a new CSDG structure in which they provided a 
physics-based analysis of CSDG MOSFETs at subthreshold characteristics to investigate 
the threshold voltage and subthreshold behavior. However, the authors assumed a non-
hollow concentric cylindrical structure in their analysis which was different from that of 
Srivastava et al. [93]. In 2017, Hong et al. [94] presented a general 1D Poisson equation 
model for CSDG MOSFET, based on a special variable transformation method. However, 
the authors did not consider the subthreshold characteristics in their model. Also, in 2017, 
S. Bairagya and A. Chakraborty [95] proposed a model for the electrical characteristics of 
CSDG MOSFET in strong inversion region. In their approach, they solved the 1D Poisson 
equation in CSG MOSFET, and then extended the result to obtain the CSDG MOSFET 
model. However, they considered only the strong inversion region in their analysis. 
Our proposed CSDG MOSFET has a hollow concentric cylindrical structure identical 
to Hong et al’s design. A simple analytical channel potential model has been derived at 
subthreshold regime. The 2D Poisson equation is solved with the EMA as a boundary-
valued problem to obtain the minimum surface potential. The minimum surface potential 
is further extended in the derivation of the threshold voltage model, subthreshold current 
and subthreshold swing of the device structure. Its performance is investigated with device 
parameters. Moreover, we neglected the quantum mechanical effects by assuming a 
minimum silicon film thickness of 5nm [96]. 
 
2.7 Chapter Summary 
This chapter gives an overview of the background information on MOS structures, and 
the literature pertaining to different models was presented with a detailed explanation of 
their derivations. Their contributions and shortcomings were also highlighted in the multi-
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gate structures like SOI MOSFTET, DG MOSFET and CSG MOSFET. Also, the related 
research work on CSDG MOSFET was also investigated.  
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CHAPTER 3 
PROPOSED CSDG MOSFET SURFACE 
POTENTIAL MODEL 
 
3.1 Introduction 
 
This chapter describes the proposed CSDG MOSFET structure with a hollow 
concentric cylindrical structure. In the CSDG structure, the 2D Poisson equation is solved 
with EMA at subthreshold regime as a boundary-valued problem to obtain the minimum 
surface potential. The minimum surface potential obtained is varied along the channel 
length with other device parameters like gate oxide thickness and radii silicon film 
difference. Although in our analysis we have neglected the quantum mechanical effects by 
assuming a minimum radii silicon film thickness of 5 nm and oxide thickness of 2 nm [96], 
its performance shows perfect agreement with numerical simulation. 
 
3.2 Structure of Proposed CSDG MOSFET  
 
The CSDG MOSFET is a rotatory version of DG MOSFET and an advanced version 
of CSG MOSFET which was comprised of drain, source, gate oxide, gate and silicon 
substrate. It belongs to the GAA MOSFET family. The DG MOSFET has two gates (blue 
colour), the oxides (yellow colour), the drain/source (red colour) and a silicon substrate 
(P, green colour). When this DG MOSFET is rotated with respect to the reference point, 
the first gate (G1) forms the internal radius (r = a) with a circular thin oxide to immune 
the effect of SCEs. The second gate (G2) forms the external radius (r = b) with circular 
thin oxide, forming a hollow concentric cylinder [97, 98]. Between the oxides is the silicon 
substrate, while the extension forms the source and drain part of the cylinder as shown in 
Figure 3.1. 
The internal and external gates of the CSDG MOSFET can be biased either separately 
or simultaneously to form separate inversion or volume inversion respectively. However, 
the simultaneous biasing of the CSDG MOSFET is usually preferred due to higher current 
drive (volume inversion), assuming the gate of an n-channel CSDG MOSFET is 
simultaneously positively biased. Below threshold voltage, the minority carrier electrons 
are attracted towards the oxide-silicon interface forming weak inversion. As the biasing  
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Figure 3.1. 3D View of proposed CSDG MOSFET in cylindrical structure. 
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voltage exceeds the threshold voltage, the onset of strong inversion occurs in CSDG 
MOSFET in a manner similar to the traditional MOSFET. Both biasing gates’ voltage 
forms the internal and external channel of the device structure at subthreshold region. 
However, above threshold voltage the two channels contribute to higher current drive, 
known as volume inversion. 
 
3.3  Evanescent Mode Analysis (EMA) 
 
The best approach in solving the 2D Poisson equation is by considering the oxide and 
silicon regions in a two-dimensional analysis to produce physically consistent results. This 
can be achieved if the 2D Poisson equation is split into 1D Poisson for both the oxide and 
silicon region and 2D Laplace for the drain/source SCEs in the channel potential. For this 
reason, the EMA is used as shown in the flow chart in Figure 3.2. The EMA provides 
solution to the 2D Poisson equation and accurately predicts the potential in the entire 
device channel. 
 
3.4 2D Poisson Equation and Boundary Condition 
 
The 2D Poisson equation is solved using the EMA model, and the boundary conditions 
are obtained based on the structure of CSDG MOSFET with respect to the internal and 
external gate. Furthermore, the minimum surface potential for the internal and external 
gates is derived with the obtained boundary values. 
 
3.4.1 2D Poisson Equation 
 
In the subthreshold (weak inversion) regime, the 2D channel potential region, ψ (r, z), 
is determined from Poisson’s cylindrical equation in the cylindrical coordinate system. 
The 3D structure can be analysed as 2D problem by assuming uniform channel doping and 
the independence of the channel potential on the angle θ as highlighted by [24]. The 2D 
Poisson equation is expressed as: 
 
2 2 2
2 2 2
( , ) 1 ( , ) ( , ) A
si
qNd r z d r z d r z
dr r dr dz
  

      (3.1) 
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Figure 3.2. EMA model flow chart with PPA model. 
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The electrostatic potential, ψ (r, z) can be modeled by decoupling the 2D Poisson 
equation into two-part: 
(i) 1D in the silicon region through the oxide thickness, and 
(ii) 2D based on the source and drain impact on the channel [99]. 
 
Mathematically, the two parts are given as: 
 
1 2( , ) ( ) ( , )D Dr z r r z         (3.2) 
 
where ψ1D (r, z) is the channel potential approximation which satisfies 1D Poisson’s 
equation under depletion approximation along the silicon thickness and it is given as: 
 
2
1 1
2
( ) ( )1 aD D
si
qNd r d r
dr r dr
 

      (3.3a) 
 
This can be further simplified as: 
 
1
1
( ) aD
si
qNd d
r r
r dr dr


 
 
 
    (3.3b) 
 
where NA, εsi, and q are the doping concentration permittivity in silicon and the electric 
charge respectively. Also, ψ2D (r, z) accommodates the 2D variation of the channel 
potential at the oxide-silicon interface with zero charges which satisfies the 2D Laplace 
equation and describes the impact of the source and drain on the channel potential [100]: 
 
2 2 2
2 2 2
2 2 2
( , ) ( , ) ( , )1
0D D D
d r z d r z d r z
rdr dr dz
  
     (3.4a) 
 
This can be further simplified as: 
 
2
2 2
( , )1
( , ) 0DD
d r zd d
r r z
r dr dr dz


 
 
 
     (3.4b) 
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The equations (3.3) and (3.4) derived are solved analytically with the boundary 
conditions to obtain the potential distribution of the CSDG MOSFET structure. The 
boundary condition is derived in the next section. 
 
3.4.2 Boundary Condition for the CSDG MOSFET 
 
The boundary conditions for the Silicon body and gate oxide are used to solve the 
decoupled Poisson equation given in equation (3.3) and equation (3.4) with respect to the 
structures in Figure 3.3 and Figure 3.4.  
Based on Gauss’s Law [101], zero electric field must exist within the centre of the 
silicon substrate region indicated by the circular dash line known as the Gaussian surface 
in Figure 3.3(a) and Figure 3.4(a). The CSDG MOSFET is a rotary version of double-gate 
MOSFET as shown in Figure 3.3. It can also be treated as CSG MOSFET since the total 
electric field beyond E = 0 does not have effect on the enclosed surface within the circular 
dash line, and likewise the electric field at the hollow centre is zero assuming no charge 
exists in the centre [102]. Hence, the internal and the external radius of CSDG MOSFET 
can be treated separately as two CSG MOSFETs as shown in Figure 3.4. 
In order to obtain the boundary condition for the CSDG MOSFET, Figure 3.3 and 
Figure 3.4 are considered as follows: 
 a) The potential at the gate surface for internal and external gates respectively are 
obtained as: 
( , ) ( )
( , ) ( )
a
b
r a z a
r b z b
 
 



 
 
      (3.5) 
 
The potential at the centre of silicon for the internal and external gates respectively with 
respect to the hollow structure: 
 
1
1 (0)
( 0, ) ( , ) (0)
( 0, ) ( , )
D
D
r a
r b
r z r b z
r z r a z 
  
 








   
  
     (3.6) 
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          (a)                                          (b) 
Figure 3.3. (a) CSDG MOSFET’s circular cross-sectional view, and (b) it’s views in DG 
MOSFET. 
 
 
(a)                                        (b)                                   (c) 
 
Figure 3.4. (a) CSDG MOSFET’s cross section and (b) Internal circular cross-sectional view, 
and (c) External circular cross-sectional view. 
 
 
b) The electric field at the channel centre for internal and external potential, 
respectively: 
 
0
( , ) ( , )
0
0
( , ) ( , )
0 r a
d r z d r z
dr drr r b
d r z d r z
dr drr
 
 






 
 
 


     (3.7) 
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c) The electric field at the silicon-oxide interface for internal and external potential, 
respectively: 
 
1 1
2 1
( , )
|
( , )
( - - ( , )) |
( - - ( , ))
r b
r asiFBox GS D
siFBox GS D
d r z
dr
d r z
C V V a z
dr
C V V b z


 
  









                    (3.8) 
 
d) The internal Electrostatic Field boundary condition based on 1D Poisson equation: 
 
1
1
1 1
1
2 1 0
( )
| 0
( )
( - - ( )) |
( )
( - - ( )) | D
r bsi
D
r asiFBox GS D
D
siFBox GS D r
d r
dr
d r
C V V a
dr
d r
C V V b
dr


 

  












 
    (3.9) 
 
where      
1
ln 1
ox
ox
ox
C
t
a
a

  
  
   


            (3.10) 
 
e) The external electrostatic field boundary condition based on 1D Poisson equation: 
 
1
1
2 1
1
1 1
( )
| 0
( )
( - - ( )) |
( )
( - - ( )) - | D r a
D
siFBox GS D r b
D
r asi siFBox GS D
d r
dr
d r
C V V b
dr
d r
C V V a
dr


 

   











 
       (3.11) 
 
where  
2
ln 1
ox
ox
ox
C
t
b
b

  
  
   


         (3.12) 
 
f) The boundary condition along the Z-direction can be used to solve the 2D Laplace 
equation at the source and drain end. Therefore, the potential at the source end where (Z=0) 
is given as: 
( ,0)
bi
r V                   (3.13a) 
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The potential at the drain end (Z=L) is given as: 
 
( , )
DSbi
r L V V                      (3.13b) 
 
 
1 1
2 1
1 1
1
( , )
( - - (0)) |
0
( , )
( - - (0)) |
0
( ) ( )
(0)
2
FBox GS D
FBox GS D
D D
D
d r z
C V V
si rdr
d r z
C V V
si rdr
a b

 

 
 
















             (3.14) 
 
By substituting equation (3.13) into equation (3.2), we obtained: 
 
1 2
2 1
2 1
( ,0) ( ) ( ,0)
( ,0) ( )
( , ) ( )
D D bi
D Dbi
D DS Dbi
r r r V
r V r
r L V V r
  
 
 





  
  
   
             (3.15) 
 
where Vbi, VFB, VGS, and VDS, are the built-in potential, flat band voltage, gate-to-source 
voltage and drain voltage, respectively. Cox1 and Cox2 are internal gate and external gate 
oxide capacitance, respectively, and εox and εsi are the dielectric permittivity of the oxide 
and dielectric permittivity of silicon. Also, r varies to a when considering the internal 
potential and to b when considering the external potential in equation (3.9), (3.11) and 
(3.15) respectively. 
 
3.5 1D Poisson Equation of the Internal and External Gate of CSDG   
MOSFET 
 
This section presents the 1D Poisson equation with respect to the effects of the minority 
carriers due to the internal and external gates-induced electric field. Also, the structure is 
assumed to be affected by only the induced electric field from the gates, neglecting the 
source and drain effects on the channel. 
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3.5.1 Internal Gate 
 
The 1D part of the equation can be solved with the given approximation along the oxide 
base on the boundary condition equation (3.9) and equation (3.11) are given as: 
 
1
22
0
1 02
,   ,   ,   
1 1
( ) - -
4 4
si si
si
ox si
siA
D
si si
C
M C
C t
V qN ta
a V
t M



  
   
  
       (3.16) 
 
Hence, the 1D Poisson equations for the internal cylinder after mathematical 
transformation can be expressed based on the boundary condition equations (3.11), (3.14) 
and (3.16) as: 
 
2 2 2
1 1
1
( ) ( - ) - (0) - -
4 16 4
si si siA A A
FBD GS D
si si si ox
qN a qN t qN t C
a V V
C
 
  
       (3.17) 
 
3.5.2 External Gate 
 
Similarly, the 1D Poisson equation for the external gate can be obtained using the 
boundary condition equations (3.9), (3.14), and (3.16) as: 
 
2 2 2
1 1
2
( ) ( - ) - (0) - -
4 16 4
si si siA A A
FBD GS D
si si si ox
qN b qN t qN t C
b V V
C
 
  
    (3.18) 
 
where V0, a, b and Csi, are the significant of induced field, the radius and silicon 
substrate capacitance, respectively. 
 
3.6 2D Poisson Equation using Method of Separation of Variables 
 
Authors have solved equation (3.4b) using the method of separation of variables based 
on literature [14, 103] by assuming:  
 
2 ( , ) ( ) ( )D r z G r H z           (3.19) 
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3.6.1 Internal gate of CSDG MOSFET (0 ≤ r ≤ a)  
 
Replace equation (3.19) into equation (4b), we obtain: 
 
2
1 1 1 ( )
( ) 0
( ) ( )
d d dH z
r G r
G r r dr dr H z dz
    
     
    
  (3.20) 
 
From equation (3.20), the G(r) depends on r only, while H(z) is independent of r. Also, 
when considering H(z), the G(r) is independent of z. Hence, the equation has been 
successfully separated and the both parts are equal to a constant given as: 
 
2
2
1 ( )
( )
dH z
H z dz

 
 
 
    (3.21) 
and 
21 1 ( ) -
( )
d d
r G r
G r r dr dr

  
  
  
   (3.22) 
 
where λ is the real value separation constant called the eigenvalue, which results in an 
exponential solution as shown in the general solution of equation (3.23): 
 
 
( ) (- )
1( )
n nz z
n nH z A e B e
       (3.23)   
 
Also, equation (3.22) leads to oscillatory (hyperbolic) solution as given in the 
parametric form of the general solution of Bessel equation as:  
 
   0 0( )G r CJ r CY r       (3.24) 
 
where the Jo(λr) and Yo(λr) are forms of the fundamental set of solutions of the Bessel 
equation for non-integer, since Jo(λr) and Yo(λr) are linearly independent. So, to have a 
finite potential, C = 0 in equation (3.24) to ignore the Neumann’s function Yo(λr) [104] 
which differs at the origin and hence: 
 0 0( )G r CJ r      (3.25) 
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Therefore, the 2D Laplace equation can be obtained by substituting equation (3.23) and 
(3.25) into equation (3.19) as given: 
 
( ) (- )
2 0
0
 ( , ) ( ) ( ) [ ] ( )n nz zn n nD
n
r z G r H z A e B e J r  


     (3.26) 
 
where λn is the eigenvalue which determines the extent of the electric field line 
penetrating the device. Since the same eigenvalue that appears in the exponential solutions, 
appears in the hyperbolic solution, so the more rapid the periodic variation the more the 
decay in accordance with [72]. Hence, the higher orders are ignored in the proposed 
model’s analysis by equating n = 0 to obtain the 2D Laplacian equation for the internal 
gate as: 
0 0( ) (- )
2 0 0 0 0
( , ) ( )
z z
D
r z A e B e J r
    
 
     (3.27) 
 
where the coefficients Ao and Bo are obtained by using the device structure’s boundary 
conditions in equation (3.13) and equation (3.15): 
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The eigenvalue must verify the Poisson equation at the internal silicon-insulator 
interfaces for continuity as: 
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The 2D Laplacian equation for potential distribution of the CSDG MOSFET structure 
with respect to the eigenvalue has been obtained for the internal gate. In the Laplacian 
equation, the source and drain electric field effects on the channel have been considered 
for accurate prediction of SCEs on the device structure. 
 
3.6.2 External gate of CSDG MOSFET (0 ≤ r ≤ b) 
 
The 2D Laplacian equation for the external gate can be obtained in similar order as: 
 
 0 0( ) (- )2 1 1 0 0( , ) ( )z zD r z Ae B e J r        (3.31) 
 
Also, the coefficients A1 and B1 can be obtained by using the boundary conditions in 
equation (3.13) and equation (3.15) as: 
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In similar manner, the eigenvalue must verify the Poisson equation at the external 
silicon-insulator interfaces as given: 
 
2 0 01
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J


 
 
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 
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 
      (3.34) 
 
where the Bessel series function of zero and first order are J0 and J1 respectively. By 
setting the first derivative of equation (3.27) and equation (3.31) at z = 0 along the z-axis 
and, also, by equating the channel potential to zero, the value of the minimum surface 
potential position at internal and external gates along the channel are obtained as:  
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The channel potential distribution for the internal and external gate of the CSDG 
MOSFET structure can be expressed through the equation (3.17), (3.27) and equation 
(3.18), (3.31) respectively as:  
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By substituting equation (3.35) and equation (3.36) into equation (3.37) and equation 
(3.38), the values of minimum surface potential at the internal and external gates in 
equation (3.39) and equation (3.40), are respectively derived: 
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    (3.40) 
Hence, the surface potential for the internal and external gates of the CSDG MOSFET 
has been derived. The analysis of the CSDG MOSFET is based on the derived equation. 
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3.7 Results and Discussions  
 
In this section, the theoretical and numerical simulation results are presented using 
equation (3.39) and equation (3.40). The list of parameters used for the CSDG MOSFETs 
are given in Table 3.1. 
Table 3.1 The device parameters for simulation. 
 
Parameters Values 
Internal oxide thickness (tox1) 2 nm to 5 nm 
External oxide thickness (tox2) 2 nm to 5 nm 
Channel length (L) 30 nm 
Internal radius (a) 3 nm - 6 nm 
External radius (b) 13 nm 
Silicon thickness (tsi)=(b-a) 10 nm 
Acceptors ion doping (NA) 1017 cm-3 
Work of metal gates (ΦMS1, ΦMS2) 4.8 eV 
Drain to source voltage (VDS) 0.1 V 
Band gap (Eg) 1.1ev 
Band gap of silicon (Egs) 8.8 ev 
Permittivity of silicon (εsi) 11.8 x 8.854 x 10-14 F/cm 
Permittivity of gate oxide (εox) 3.9 x 8.854 x 10-14F/cm 
Temperature of operation (T) 300K 
Intrinsic Carrier Concentration (ni) 1.5 x 1010cm-3 
 
The surface potential distribution at both silicon-oxide interfaces are shown in Figure 
3.5. It has been observed that at 0 V and 0.5 V drain to source bias voltage (VDS), the 
internal and the external surface potential are approximately identical. However, the 
external gate shows better accuracy in comparison to device simulation than the internal 
gate. Also, as the drain voltage increases to 0.5 V, both surface potentials increase towards 
the drain end, indicating mutual dependence on the threshold voltage. Inside the CSDG 
device structure, at VDS value of 0 V in the subthreshold regime, there exist a zero-built-in 
potential (ϕbi) between the p-type region (silicon substrate) and the n-type region (drain  
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Figure 3.5. Potential distribution of the internal and external CSDG MOSFET by model and 
numerical simulation at 0 V and 0.5 V bias drain voltage. 
 
 
Figure 3.6. Potential distribution for the radii silicon film difference between the external and 
internal radius of CSDG MOSFET by model and the numerical simulation at different radii 
silicon film. 
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and source ends). The built-in potential is the barrier the minority carrier electrons must 
cross to create a weak inversion. As the VDS value increases to 0.5 V, the built-in potential 
at the drain end decreases by allowing more electron flow to the surface, thereby increasing 
the surface potential at the drain end of the two gates. Hence, the variation in drain-to-
source voltage affects the threshold voltage. The model is in good agreement with the 
numeric simulation. 
The potential distribution for the radii difference (silicon film thickness) between the 
external and the internal radius of the CSDG MOSFET is shown in Figure 3.6. It has been 
observed that the radii silicon film difference is indirectly proportional to the minimum 
surface potential. As the radii difference decreases, the minimum surface potential position 
increases. The controllability of the two gates (internal and external) over the channel 
increases. Therefore, smaller radii difference enhances the device for better immunity to 
SCEs. Inside the device, decrease in radii silicon film difference reduces the bulk potential 
and enhances greater control of the gates. The channel experiences stronger electric field 
from the two gates to shield the source- and drain-induced field effects. Also, the reduction 
in radii silicon film difference further immunises the device against radiation effects that 
are associated with electron-hole pairs in thicker silicon film. The results obtained are in 
perfect match with numerical simulation. 
The surface potential behaviour at various oxide thicknesses is shown in Figure 3.7. 
The minimum surface potential position increases by pulling upward due to decrease in 
oxide thickness. This is because as the oxide thickness reduces, the more the vertical 
electric field penetrates the channel from the internal and external gates, thereby, 
increasing the gate control over the channel and the effect of threshold degradation is 
controlled. Hence, thin oxide is preferred to suppress SCEs in CSDG MOSFET. The 
numerical simulation results obtained are in good agreement with our model.  
Practically, beyond 100 nm (long channel), at zero drain-to-source voltage, the effects 
from the drain and source on the channel are negligible because of the long channel. The 
electric field is practically vertical due to effects from the gate voltage only. Also, the 
channel potential is flattened due to negligible SCEs. However, as the channel length 
reduces, the gates, drain and source contribute to the electric field in the channel. Hence, 
the channel potential loses its flatness because of SCEs. The performance of the surface 
potential at a different channel length of CSDG MOSFET is shown in Figure 3.8. At 
channel length of 30 nm-100 nm, the minimum surface potential flattens. This shows 
57 
 
improvement of SCEs due to the coupling of the double surrounding gates. However, at 
channel length of less than 30 nm, the surface potential position rises upward gradually 
and loses its flatness due to the severe drain and source impacts of the much shorter 
channel length of less than 30 nm. The proposed model is in good agreement with 
numerical simulation. 
The charges are very much inside the bulk of the device structure at 0 V, and the electric 
field from the source and drain all contributes to the onset of weak inversion. However, as 
the gate voltages increase from 0 V to 0.4 V, the two gates of the CSDG MOSFETs gain 
greater control over the channel than the source and drain, provided that the drain voltage 
is constant. The potential distribution with various gates-to-source voltage at constant zero 
drain-to-source voltage is shown in Figure 3.9. As observed, there is an increase in the 
minimum surface potential as the gate-to-source voltage increases and flattens out at 
higher voltage, showing the better immunity to SCEs. As the gate voltage increases, 
minority carrier electrons migrate toward the surface of the gates of the CSDG MOSFET 
due to decrease in bulk potential. At the surface, the two gates gain better control of the 
channel and minimise SCEs. The numerical results obtained agree with the simulated 
results. 
In the long channel, drain and source impacts on the channel are neglected. However, 
the impact of the drain on the channel becomes significant as the channel length reduces. 
The bulk potential barrier decreases as the drain voltage increases due to electric field 
effect on the channel. Moreover, the decrease in bulk potential causes faster rate of channel 
formation. Furthermore, the surface potential result at various drain-to-source voltage 
values with zero gate bias is shown in Figure 3.10; as the source-to-drain voltage increases, 
the surface potential increases at the drain end which indicates that the threshold voltage 
is inversely dependent on the drain bias. At 0.1 V, in short channel CSDG MOSFET, the 
charges from the drain end contribute gradually to the surface channel potential. However, 
as the drain voltage increases to 0.4 V irrespective of the zero biased gate voltage, the 
charge sharing from the drain end gains more kinetic energy to cross the bulk barrier 
potential to the silicon-oxide interface. Hence, the slope rises upward towards the drain 
end of the device structure as shown in Figure 3.10. The numerical results obtained agree 
with the results simulated. 
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Figure 3.7. Potential distribution of the external gate surface of CSDG MOSFET along the 
channel length by model and numerical simulation at different oxide thickness 
 
Figure 3.8. Potential distribution of the external surface of CSDG MOSFET along channel 
length by model and numerical simulation at different channel length. 
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Figure 3.9. Potential distribution of the external surface of CSDG MOSFET along channel 
length by model and numerical simulation at different gate bias voltage 
 
Figure 3.10. Potential distribution of the external surface of CSDG MOSFET along channel 
length by model and numerical simulation at different drain bias voltage 
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3.8 Chapter Summary  
In this chapter, a simple channel potential model for CSDG MOSFET has been 
obtained by solving the 2D Poisson equation using the Evanescent-mode approach to 
observe the performance of the device. Also, the minimum surface potential model has 
been verified with different parameters to observe the performance of the device structure. 
It is obvious that as the channel length decreases up 30 nm, the device is immune to SCEs 
due to flatness of the minimum channel potential. Furthermore, the minimum surface 
potential model increases with decrease in gate oxide, thereby enhancing the gate’s 
controllability over the channel. Moreover, as the radii silicon film difference reduces, gate 
control over the channel increases. The close-form expression of the model can be 
extended to model the threshold voltage, subthreshold current, and the subthreshold swing 
of the proposed CSDG MOSFET structure, as given in the next chapter. Good agreement 
is observed with numerical simulation. 
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CHAPTER-4 
 THRESHOLD VOLTAGE AND SUBTHRESHOLD 
CHARACTERISTICS 
 
4.1 Introduction 
 
The CSDG MOSFET as a switch requires an external source to be able to determine 
the ON-OFF nature of the device. Since MOSFETs are voltage-controlled devices, so a 
DC voltage is required to control the CSDG MOSFET. The DC voltage required for the 
ON-switching of the device when a reasonable drain current is achieved is known as the 
threshold voltage. Also, the subthreshold swing determines the device’s behaviour by 
showing the effect of the change in external gate voltage on the subthreshold current. In 
an ideal MOSFET, the subthreshold current is zero when the applied gate voltage is less 
than threshold voltage. However, practically, such behaviour is never obtainable. The ideal 
subthreshold swing value at room temperature is 60 mV/dec. 
 
4.2 Threshold Voltage of CSDG MOSFET  
 
Threshold voltage is defined as the gate voltage at which the minimum surface potential 
is twice the Fermi potential, 2ϕf. So, the minimum surface potential from equation (3.39) 
and (3.40) is then simplified for both the internal and external gates of CSDG MOSFET 
by substituting the values of (Zmin) from equation (3.35) into equation (3.39) as given: 
 
min min 1 0 0
( ) ( ) 2 ( ) 2s D m m fz r J r A B         (4.1) 
where 
a
f
i
NKT
In
q n

 
  
 
 
 
where ni is the intrinsic carrier concentration, r=a for internal cylinder and r=b for external 
cylinder, and m=0 and m=1 for the internal and external coefficient. The values of the 
parameters have been given in the Chapter 2. The threshold voltage for the proposed 
CSDG structure is given as  
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_ _ _-i iLSTH CSDG TH CSDG TH CSDGV V V    (4.2) 
 
where VTHL_CSDG are the threshold voltage for the long channel, assuming the drain and 
source have no effect on the channel; VTHi_CSDG are the threshold voltage roll-off due to 
drain and source effects with respect to internal or external gate, and VTHsi_CSDG is the short 
channel threshold voltage for the internal and external gate surface potential. 
Considering the long channel condition, the threshold voltage for the internal and 
external gates are given based on equation (3.17) and (3.18) as: 
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Considering the short channel condition, we included the drain and source effect in the 
model based on equation (4.1) as given: 
 
1 1 0 01 01 01( ) 2 ( ) 2D fr J r A B         (4.5) 
 
a) Considering the internal gate for the short channel model: 
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From equation (4.1) we obtain: 
 
_ 0 0 0 0
2 ( ) 2
a CSDGTH f
V J a A B       (4.7) 
 
The equation (4.7) can be expressed in polynomial form of second order as given: 
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Therefore, the threshold voltage roll-off for the internal gate surface potential due to 
the short channel effect is given as: 
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Hence the closed-form expression of the short channel threshold voltage for the internal 
gate of CSDG MOSFET is given, with the practical assumption of λnL>>1 [60]: 
 
2 22
_ 1
1
2
2 2 1 3
1
2 (0) -
4 16 4
- - 4
                    -
2
Sa
A si A si siA
TH CSDG f FB D
si si si ox
qN t qN t CqN a
V V
C
X X X X
X
 
  
 
     
 
 
 
 
 
   (4.10) 
 
b) Considering the external gate for the short channel model: 
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The equation (4.7) can be expressed as a quadratic equation as given: 
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where 
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Therefore, the threshold voltage roll-off for the external gate surface potential due the 
short channel effect is given as: 
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Likewise, the closed-form expression of the short channel threshold voltage for the 
external gate of CSDG MOSFET is given as: 
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Therefore, the threshold voltage of the short channel CSDG MOSFET can be 
determined through the internal gate as shown in equation (4.10) or through the external 
gate as shown in equation (4.14) respectively. 
 
4.3 Subthreshold Current  
 
The subthreshold current flows from source to drain along the channel length through 
diffusion mechanism. Hence, the subthreshold current is obtained by integration with 
respect to the circular area as given [8]: 
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where nm is known as the electron density at subthreshold regime in relation to classical 
Boltzmann’s equation. It is given in equation (4.16).  
 
( , )
2
( , ) T
r z
Vi
m
A
n
n r z e
N
 
 
 
        (4.16)       
                     
Dn, VT , and ni are the diffusion constant, thermal voltage and intrinsic concentration 
respectively. By using the equation (4.15), assuming the subthreshold current occurs at the 
virtual cathode (z=zmin), the subthreshold current of CSDG MOSFT (ICSDG_sub) is obtained 
as: 
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where M(z) and N(z) can be obtained by integrating the indefinite fa(r) and fb(r) through 
the trapezoidal rule of numerical approach as given [105]: 
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By equating the partition number, n=1 to equation (4.19a) and (4.19b) the subthreshold 
current for CSDG MOSFET can be obtained in equation (4.18).  
     
4.4 Subthreshold Swing 
 
Subthreshold swing (SS) is defined, according to [106], as the change in gate bias 
voltage required for a change of one decade of subthreshold drain current. Since 
subthreshold swing is an important device parameter to represent the switching 
characteristics of the MOS device, its evaluation is necessary, and it is given as [107]: 
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By substituting equation (4.18) into equation (4.20), the subthreshold swing can be 
calculated. However, the subthreshold swing is very difficult to obtain using the 
subthreshold current, due to its complicated dependency on the minimum radius (rmin) of 
the gate voltage and the numerical integration involved. In a simpler approach [84], the 
subthreshold current can be related to the minimum surface potential, ψsmin (r, zmin) through 
the electron concentration at the virtual cathode. This is because, at subthreshold operation, 
the subthreshold current is dominated by a diffusion process. This leads to a probability of 
mobile electrons surmounting the source end of the energy barrier. Thus, it can be assumed 
that the subthreshold current is proportional to the carrier concentration at the virtual 
cathode, ηmin (r, zmin) given as [106]: 
 
subI    min min( , )n r z   
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TVe
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     (4.21) 
 
Since, the electron density follows Boltzmann distribution according [108] we can 
express the SS by substituting equation (4.21) in equation (4.20) as given: 
67 
 
min min
10
( , )
T
CSDG
s
GS
V In
SS
d r z
dV


 
 
 
    (4.22) 
 where 
T
KT
V
q
 , and from equation (3.2), the minimum surface potential can be 
obtained as: 
min min 0 1 1( , ) ( ) ( , ) ( ) 2 ( )r z r r z r J r A B           (4.23) 
 
min
2 22
min
2
0 0 1 1
1( , ) ( - ) - -4 16 4
                    2 ( )
(0) A si A si siAs GS FB
si si si ox
D
qN t qN t CqN b
r Z V V
C
J b A B

  

  

               
 (4.24) 
 
min min min
( , ) ( , )( )s
GS GS GS
d r z d r zd r
dV dV dV
 
       (4.25) 
 
Therefore, the subthreshold swing can be obtained using equations (4.22), (4.24) and 
equation (4.25). The simulation of the close-form expression obtained, and the numerical 
results are shown in the next section. 
 
4.5 Results and Discussions  
 
In this section, the theoretical and numerical simulation results are presented using 
equations (4.10), (4.14), (4.18), and equation (4.24) and using the device parameters from 
table 3.1. 
The threshold voltage of the internal and external gate CSDG MOSFET with variation 
of channel length is shown in Figure 4.1. It has been observed that the decrease in channel 
length causes a corresponding rapid decrease in the threshold voltage. The phenomenon is 
called the threshold roll-off which can be determined with either the internal gate or 
external gate model. Although the threshold voltage between the internal and external 
gates is almost the same, the external gate has slightly higher threshold voltage than the 
internal gate due to higher minimum surface potential as shown in Figure 4.1. The external 
gate is in perfect match with the numerical simulation. 
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The thin gate oxide of the internal and external structure of the CSDG MOSFET enables 
the dominance of the vertical electrical fields over the lateral electric field resulting from 
the drain and source ends. This enables the two gates to have better control of the channels 
created within the structure. Furthermore, the dominance of the vertical electric field will 
result in less leakage of current when the device is turned-OFF. The variation of threshold 
voltage with channel length at different oxide thicknesses is shown in Figure 4.2. It is 
clearly observed that the decrease in channel length results in the decrease in threshold 
voltage which affects the device performance. We optimised the threshold voltage with 
different oxide thicknesses. The threshold voltage increases with decrease in gate oxide, 
hence thin gate oxide tends to provide better gate controllability than the thicker oxide. 
Also, thin gate oxide reduces SCEs in CSDG MOSFETs. The result is in good agreement 
with the numerical simulation of the proposed structure. 
Also, the thinner radii silicon film difference of the CSDG MOSFET structure enhances 
the internal and external gate control of the channel carriers over the drain and source ends. 
The reduction in radii difference further reduces the drain and source sizes, and their 
impact on the channel is significantly reduced. Hence, the gates have better control of the 
channel carriers. The variation of threshold voltage with channel length at different radii 
silicon film thickness is shown in Figure 4.3. It is observed that as the silicon film thickness 
decreases, the threshold voltage of CSDG MOSFET increases because the drain end loses 
control of the channel. As a result, the thin silicon film provides better gate controllability 
leading to low threshold voltage degradation and better suppression of SCEs. The result 
matches the numerical simulation of the proposed structure. 
Also, the thinner radii silicon film difference of the CSDG MOSFET structure enhances 
the internal and external gate control of the channel carriers over the drain and source ends. 
The reduction in radii difference further reduces the drain and source sizes, and their 
impact on the channel is significantly reduced. Hence, the gates have better control of the 
channel carriers. The variation of threshold voltage with channel length at different radii 
silicon film thickness is shown in Figure 4.3. It is observed that as the silicon film thickness 
decreases, the threshold voltage of CSDG MOSFET increases because the drain end loses 
control of the channel. As a result, the thin silicon film provides better gate controllability 
leading to low threshold voltage degradation and better suppression of SCEs. The result 
matches the numerical simulation of the proposed structure. 
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Figure 4.1. Comparison of the internal and external gate threshold voltage versus channel length 
of CSDG MOSFET by numerical simulation and model. 
 
 
Figure 4.2. Threshold voltage of the external gate of CSDG MOSFET versus channel length by 
numerical simulation and model with different gate oxide thickness. 
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Figure 4.3. Threshold voltage of the external gate of CSDG MOSFET versus channel length by 
numerical simulation and model with different radii silicon film difference. 
 
CSDG MOSFETs provide higher drain current due to the coupled internal and external 
gates. These gates increase the average electric field of the structure. This enables rapid 
acceleration of carriers at the interface towards the drain terminal, resulting in the 
enhancement of the carrier transportation efficiency for the proposed structure. However, 
an increase in the drain current causes a slight increase in the subthreshold leakage current, 
which needs to be minimised at less than 30 nm gate length. The subthreshold current 
versus the gate voltage with a different variation in channel length is shown in Figure 4.4. 
The channel length is varied from 60 nm to 20 nm. It is clearly observed that the 
subthreshold current increases as the channel length decreases with an upward shift. This 
implies lesser control of the gate over the channel at lower channel length resulting in more 
current leakage. It should be noted that the model is considered at the subthreshold regime. 
The slight deviation of the numerical simulation from model towards 0.5 V of the gate 
voltage shows the inversion onset phase. The model matches the numerical simulation for 
the proposed structure within the subthreshold regime. 
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Figure 4.4. Subthreshold current of CSDG MOSFET versus the gate voltage by numerical 
simulation and model with different channel length. 
Furthermore, the presence of the thin gate oxide on the proposed CSDG MOSFET 
reduces the subthreshold leakage current by enabling greater gate control over the channel 
and minimal lateral electric field effects. The subthreshold current versus the gate voltage 
with respect to different variations of the silicon film is shown in Figure 4.5. It is observed 
that the as the gate-oxide thickness increases, the subthreshold current leakage also 
increases. The increased gate oxide reduces the gate control over the channel and the 
leakage due to impacts from the drain is added to the channel. Hence thin oxide is preferred 
over thicker oxide. But a balance must be maintained to prevent gate-tunnelling. The 
deviation of the numerical simulation toward 0.5 V shows the onset of the strong inversion. 
The numerical simulation is in good agreement with the model within the subthreshold 
regime. Furthermore, the presence of the thin gate oxide on the proposed CSDG MOSFET 
reduces the subthreshold leakage current by enabling greater gate control over the channel 
and minimal lateral electric field effects. 
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Figure 4.5. Subthreshold current of CSDG MOSFET versus the gate voltage by numerical 
simulation and model with different gate oxide. 
The subthreshold current versus the gate voltage with respect to different variations of 
the silicon film is shown in Figure 4.5. It is observed that the as the gate-oxide thickness 
increases, the subthreshold current leakage also increases. The increased gate oxide 
reduces the gate control over the channel and the leakage due to impacts from the drain is 
added to the channel. Hence thin oxide is preferred over thicker oxide. But a balance must 
be maintained to prevent gate-tunnelling. The deviation of the numerical simulation 
toward 0.5 V shows the onset of the strong inversion. The numerical simulation is in good 
agreement with the model within the subthreshold regime. 
Also, the internal and external gates’ voltage describes the exponential behaviour of the 
current in the CSDG MOSFET at subthreshold. This exponential behaviour, known as the 
subthreshold swing which increases at shorter gate lengths, is minimised in CSDG 
MOSFET with thin oxide thickness. The smaller subthreshold swing enables better 
channel control by the gates at micro power application. The subthreshold swing versus 
channel length for different oxide thickness is presented in Figure 4.6. Subthreshold swing 
decreases significantly as the oxide thickness decreases because the gates enhance 
effective channel control. Hence, a thin oxide thickness provides excellent immunity over 
SCEs. Also, the model matches the numerical simulation of the proposed structure.  
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Furthermore, the reduction in radii silicon film difference of the CSDG MOSFET 
enhances the device performance. The subthreshold swing has been minimised by thin 
radii silicon film. The internal and external gate control over the channel minimises the 
lateral field effects from the drain end. This results in increase in the threshold voltage. 
Since the subthreshold swing depends on the gate voltage, increasing the threshold voltage 
leads to gradual reduction in the subthreshold swing. The subthreshold swing versus 
channel length at various silicon film thicknesses is shown in Figure 4.7. It is obviously 
seen that as the channel length decreases, the subthreshold swing increases which is a 
major problem in scaling at nanometer [level]. This affects the switching characteristics of 
the of device structure. However, as the radii silicon film thickness decreases, the 
subthreshold swing decreases. At 10 nm radii silicon film thickness, the subthreshold 
swing decreases below 80 mV/decades, enabling faster switching characteristics of the 
device structure. Hence, thin radii silicon film thickness helps in SCE suppression at 
reduced channel length. The numerical simulation matches perfectly with the proposed 
device model. 
 
Figure 4.6. Subthreshold swing of CSDG MOSFET versus channel length by device simulator 
and model with different oxide thickness. 
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Figure 4.7. Subthreshold swing of CSDG MOSFET versus channel length by device simulator 
and model with different radii silicon film thickness. 
4.6 Chapter Summary 
 
In this chapter, the close-form expression for the threshold voltage, subthreshold current 
and the subthreshold swing has been obtained using Evanescent-mode approach to observe 
the device performance. It is found that the internal gate threshold voltage is approximately 
the same with the external gate, although the external gate matches perfectly with the 
numerical simulation. The SCEs have been studied with various device parameters like 
radii silicon film difference, gate-oxide thickness, and the channel length. Results show 
that the threshold voltage increases with decrease in channel length and an increase in 
silicon and gate-oxide thickness. Also, the subthreshold current increases with decreases 
in channel length with an upward shift. The subthreshold swing increases above 
60 mV/decade at room temperature as the channel length decreases. However, it decreases 
with a proportional decrease in silicon film or gate-oxide thickness. Furthermore, the 
models match perfectly with the numerical simulation of the proposed structure.  
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CHAPTER-5 
APPLICATIONS OF CSDG MOSFET 
 
5.1 Introduction 
 
Various home appliances use the small Direct Current (DC) for their operation such as 
phone chargers, TV and DVD sets, remote control etc. However, the power supplied in 
homes is Alternating Current (AC), 220/230V 50Hz. In terms of the power consumption, 
the voltage drops across the conventional diodes are insignificant due to high input voltage. 
Notwithstanding, at a very low input AC voltage, the voltage drop across the diodes 
becomes significant. Also, the use of conventional diodes as a bridge rectifier in the 
telecommunication industry is inapplicable in low-power devices such as a wireless sensor 
node which requires either battery-bank or self-supportive micro-power electricity for its 
RF signal transfer and sensing. The micro-power electricity generated through the energy 
harvested from the environments enables the elimination of the use of batteries for wireless 
networks and extends their lifetime to infinity, thereby making the method an innovative 
form of power generation [109, 110]. However, the generated micro-power electricity 
needs to be converted to DC form through a rectification process for the load utilisation as 
shown in Figure 5.1. Since the CSDG MOSFET is a low-powered device whose threshold 
voltage decreases with decrease in gate length to ranges of 0.2V to 0.4V at nanoscale, the 
proposed CSDG MOSFET can be utilised as a bridge rectifier for better efficiency. 
 
Figure 5.1. Application of CSDG MOSFET as a rectifier for better efficiency. 
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5.2 Micro Power Generation 
 
Micro power generation is the conversion of energy from the environment into useful 
electricity. The harvesting of energies is based on two concepts: first, by solar radiation 
where the solar energy is converted directly to electrical energy in form of direct current 
(DC); secondly, due to vibration where the kinetic energy (mechanical energy) is 
converted to electrical energy in form of Alternative Current (AC). Examples of the latter 
are the energy produced by the human body, thermal gradients, fluid flow, electromagnetic 
fields, gravitational field action and piezoelectric material which is harvested through 
microelectromechanical system (MEMS) technology [111]. These two methods of micro 
power generation have replaced the use of batteries (chemical substances) in our modern 
micro devices and extend their longevity [112, 113]. Although, the solar power is 
dependent on batteries at night when there is dim ambient light, limiting its functionality, 
MEMs pose better prospects; but the AC generated must be converted into DC for 
electronic use.  
 
5.3 Working of Diode Bridge Rectifier 
 
The bridge rectifier is a circuit that converts the AC to pulsating DC. In the full wave 
bridge rectifier, four diodes are connected in bridge form to provide full rectification. The 
circuit diagram is shown in Figure 5.2. In this work the emphasis has been on the full wave 
bridge rectifier. During the positive half cycle input voltage, the node A is made positive 
with respect to node B, so the diodes D2 and D4 become forward biased and conduct current 
through the load RL and back to node B, while D1 and D3 become reverse biased (remains 
in the OFF state). During the negative half cycle of the input voltage, the node B is made 
positive with respect to node B. So, D1 and D3 become forward biased and conduct current 
through the load RL while D2 and D4 are reverse biased (remain the OFF state). The output 
frequency is twice the input frequency and a pulsating output voltage is produced at the 
output with a voltage drop from each of the two-conducting diodes (1.4 V in total) during 
each phase of the AC supply. This becomes significant when used in a micro power 
generator. 
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5.4 Operation of CSDG MOSFET 
 
This CSDG MOSFET follows the three operating modes like traditional MOSFETs 
[15]: 
 
Cut-off mode: The applied voltage is less than the threshold voltage (Vgs < VT) and the 
device tends to be in the OFF state. 
 
Linear mode: The applied voltage at the gate (Vgs) is greater than the threshold voltage 
and drain voltage (Vgs -VT > Vds) which leads to the formation of strong inversion channels 
between the oxide and the p-substrate. 
 
Saturation mode: As the drain voltage increases, a saturation region will be reached 
(Vgs - VT < Vds). In this mode, the CSDG MOSFET is fully turned ON, and the ON-
resistance reduces drastically. The CSDG MOSFET operates efficiently under this mode 
as a rectifier. 
 
 
Figure 5.2. Full wave bridge rectifier and its output [114]. 
 
78 
 
5.5 Use of CSDG MOSFET for Bridge Rectifier 
 
The switching techniques in CSDG MOSFET have been used in the design of rectifier 
circuits. In the switching process, CSDG MOSFET is switched in two possible states: 
switch-ON (conduction of current across it) or switched-OFF (no conduction of current). 
Only two CSDG MOSFETs have been used to replace the four diodes in traditional full 
wave bridge rectifier. The unused energy, known as energy harvesting, with a low input 
AC signal from ambient energy, serve as the input voltage to the CSDG MOSFET.  
 
                                     
(a)     (b) 
Figure 5.3. Structure of CSDG MOSFET based on (a) n-channel, and (b) p-channel 
 
The CSDG MOSFET like the traditional MOSFET has two types, the n-channel CSDG 
MOSFET and the p-channel CSDG MOSFET as shown in Figure 5. 3. The n-channel can 
be biased with a positive gate voltage whereas the p-channel can be biased with a negative 
gate voltage. CSDG MOSFET has been modelled as a low-power MOSFET device. When 
a voltage greater than the threshold voltage is applied to the gate, the CSDG MOSFET is 
turned ON. With the downscale of CMOS technology, the turn ON gate voltage lies 
between 0.2 V to 0.4 V.  
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Figure 5.4. Structure of CSDG MOSFET based on (a) n-channel, and (b) p-channel. 
 
During the positive half cycle, the node A is positive with respect to node B. Source 
(S1) and drain (D1) terminals of internal CSDG MOSFET of n-channel and p-channel 
experience positive voltage while their gates (G1 of n-channel and p-channel) are 
negatively biased. So, an inversion layer channel is created between the drain and source 
of p-channel MOSFET. Hence, S1 and D1 of the p-channel CSDG MOSFET conduct when 
the gate voltage is greater than the threshold voltage. This results in low turn-ON resistance 
(RCSDG-ON) between the drain and source, resulting in flow of current from the drain to the 
source and through the load RL and D2 and S2 of the p-channel of CSDG MOSFET, whose 
gate (G2) is positively biased and back/returned to B. 
During the negative phase, the node B is positive with respect to the node A and the 
gates (G2 of n-channel and p-channel) are negatively biased. So, a conductive channel is 
created between the drain and source of p-channel MOSFET. Hence, D2 and S2 of the p-
channel CSDG MOSFET conduct B current through the load RL and S1 and D1 of n-channel 
of CSDG MOSFET and back to A. while the D2 and S2 of n-channel CSDG MOSFET 
possess a very high turn-ON resistance, therefore resisting the flow of current. Therefore, 
each phase of the alternating current flows through each channel of the gates. Just like the 
traditional rectifier, the output frequency is twice the input frequency, and the Cs is known 
as the storage unit of the circuitry. The benefit of this structure is the use of two CSDG 
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MOSFETs instead of four diodes or four MOSFETs to achieve the direct output voltage 
from the micro AC voltage current. 
 
5.6 Analysis of the Rectifier Circuits 
 
In this work we have focused on the efficiency and conduction losses analysis with the 
comparison of diode and CSDG MOSFET based bridge rectifiers [115].  
 
5.6.1  Efficiency Diode based Bridge Rectifier  
 
Efficiency (ηdiode), the ratio of output to input, is expressed in percentage. So, the 
efficiency of diode-based full wave bridge rectifier is expressed as: 
 
100%dcdiode
ac
P
p
        (5.1) 
 
where Pdc and Pac are the DC output power and AC input power respectively. Also, the 
AC power can be expressed as: 
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where Irms, RL, and rf are the root mean square current, the load resistance, and the diode 
resistance, respectively. The DC power can be expressed as: 
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    (5.3) 
 
Substituting equation (5.2) and (5.3) into equation (5.1) will give the efficiency of 
approximately 81%, for the diode-based structure. 
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5.6.2 Efficiency of CSDG MOSFET based Bridge Rectifier  
 
For the clear difference of the efficiency from that of the diode, here symbol (ηCSDG) 
has been used and it can be expressed as: 
 
100%dcCSDG
ac
P
p
        (5.4) 
 
where Pdc for the CSDG MOSFET output power can be expressed as: 
 
2
dc CSDG LP I R     (5.5) 
  
and Pac for the CSDG MOSFET can be expressed as: 
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where RCSDG-ON is the turn-ON resistance of the CSDG MOSFET, P is the resistivity, L 
is the device length, b and a are the internal external radius respectively, Vds is the drain-
to-source voltage, and Ids is the drain-to-source current. In a bridge rectifier circuit, 
MOSFETs are forced into conduction in the sinusoidal current input. Thus, in CSDG 
MOSFET Irms = ICSDG  
Substituting equation (5.5) and equation (5.6) into equation (5.4) will give the 
efficiency of CSDG MOSFET which lies between 98% to 99.5% when the CSDG 
MOSFET is operating in saturation region.  
The voltage drop of 1.4 V in diode bridge rectifiers becomes obvious in micro-power 
devices. The CSDG MOSFET tends to have a minimum turn-ON resistance when 
operating at the saturation region. At the saturation region, the CSDG MOSFET acts as an 
ideal switch with the turn resistance in the order of mΩ to μΩ  [91]. 
For ideal switch, the current is zero whenever there is an open circuit and the power 
loss is zero. This implies that the input voltage is equal to the output voltage. When the 
switch is closed, there is zero voltage across it and the power loss is also zero. Thus, it 
offers approximately 100% efficiency. 
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However, the CSDG MOSFET is not ideal − but the power loss is minimal as 
compared with the diode-based bridge rectifier due to its low turn-ON resistance. The 
minor losses in MOSFETs occur during their switching state (turn-ON and turn-OFF 
state), known as the switching losses and conduction losses. They are fully dependent on 
the turn-ON resistor. When the system operates at saturation region, with perfect switching 
operation mode, we ignore this switching loss. And the conduction loss obeys Ohm’s Law 
in which at saturation point, the turn-ON resistance of CSDG MOSFET becomes 
extremely small and has little or no effect on the channel. This improves the efficiency of 
the rectifier circuit for wireless home appliances and the telecommunication wireless 
sensor node. 
 
5.6.3 Conduction Losses of Diode-based Bridge Rectifiers  
 
The average dissipated power in the diode is given by the equation [116]: 
 
2
_ , ,
, ( )2
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    (5.7) 
 
The voltage drop from the two conducting diodes during each phase is given as 2VT. 
where threshold voltage (VT) for diodes in the conduction mode is 0.6 V. 
 
5.6.4 Conduction losses in CSDG MOSFET based Bridge Rectifiers: 
 
The power loss from the conducting CSDG MOSFET during each phase is given by: 
 
2
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total loss CSDG loss CSDG rms L
loss CSDG CSDG ON CSDS ON
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5.7 Results and Discussion 
 
The power loss in diode and CSDG MOSFET are shown in the table below using the 
conduction losses formula for each device, assuming the average current through the 
device is 2A. The threshold voltage of diode is (VT) = 0.6V and the turn on resistance for 
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traditional MOSFET is between 10 mΩ to 20 mΩ while that of that of CSDG MOSFET is 
less than or equal to 5 mΩ due to CMOS downscaling of the device. Using these 
parameters, the results are presented at the table 5.1: 
Table 5.1. Comparison of Bridge diode rectifier and Bridge CSDG rectifier 
 
Devices 
No of 
devices 
No of  
conducting 
components 
Formula used 
for 
calculation 
Power losses 
 in rectifier 
Comment 
Diode 4 2 2 x VT x Iav 2.4 W 
Though negligible 
loss, large loss in 
micro-power 
devices between 1V 
to 3V 
CSDG 
MOSFET 
2 2 
2 x RDS-ON x 
Iav 
0.02 W 
More than 98% 
percent conserved. 
Suitable for micro 
power. 
 
 
Figure 5.5. Current versus voltage simulation for diode and CSDG MOSEFT. 
 
From the simulation results in Figure 5.5, as the voltage of the device decreases, the 
power loss in diode tends to be significant, whereas for the CSDG MOSFET it tends 
toward saturation and the resistance decreases, approaching the mΩ order. For this work, 
the RCSDS-ON ranges between 10 mΩ ~ 20 mΩ at saturation region for traditional MOSFET 
and less than or equal to 5 mΩ for CSDG MOSFET at nanoscale [13]. This shows that the 
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CSDG MOSFET is of better efficiency in rectifier circuits when used in energy harvester 
systems (micro-power device) than that of diode. Also, the power loss is smaller than that 
of traditional MOSFET at any given average current since its turn-ON resistance is smaller. 
 
5.8 Use of CSDG MOSFETS in Home Appliances 
 
The CSDG MOSFET can be used in electronic appliances through the rectification 
process to supply direct current to wireless remote control, Bluetooth headsets, calculators 
and phone chargers. According to researchers from Nokia [117], cell phones could be 
powered by harvesting the energy emitted from the electromagnetic radiation of wi-fi 
transmitters, TV masts, and cell phone antennas from the environment. Once this energy 
is harvested from the environment, a low-power consumption device is needed to convert 
the generated electricity into useful direct current for home appliances. For this reason, the 
CSDG MOSFET is used as a bridge rectifier to convert the generated AC into meaningful 
DC input to the electronic appliances as shown in Figure 5.6, by which the home appliance 
can be energised with the generated DC. This makes the proposed CSDG MOSFET a 
promising device for a long-life supply of electricity to electronic gadgets in the nearest 
future. 
 
 
Figure 5.6. Schematic diagram of self-powered home appliances through Energy Harvesting 
System and CSDG MOSFET. 
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5.9 Use of CSDG MOSFETS in Wireless Telecommunication 
 
In the wireless telecommunication system, CSDG MOSFET is also applicable in 
rectifying the harvested energy from MEMS devices to provide a lifetime DC supply to 
the wireless sensor network as shown in Figure 5.7. 
 
 
Figure 5.7. Schematic diagram of wireless sensor node with energy harvesting system and 
CSDG MOSFET for telecommunication technologies. 
 
The arrow line shows the flow of energy and packet data from one unit to another. The 
power system ensures a lifetime supply of power to the processing unit of the wireless 
node. The function of the processing unit is to process the incoming data from the sensor 
and assemble it into packets. The packets are grouped and, based on their priority, some 
are transmitted through the wireless transceiver while the remainder are relayed to the 
management buffer. The major role of the buffer management is to store the incoming 
packets and sequence them for future transmission. Furthermore, the wireless transceiver 
enables the transmission and reception of data packets in the sensor node. Since this 
process occurs continually, to ensure continuous supply of energy to the wireless sensor, 
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we consider replacing the battery with a self-supportive micro power system as shown in 
Figure 5.7. This can increase the longevity of the wireless node.  
 
5.10  Chapter Summary 
 
This chapter proposes the application of CSDG MOSFET as a bridge rectifier for better 
efficiency. Also, we applied the circuit with the energy harvester system to further describe 
a self-supportive micro power system for home appliance and wireless telecommunication 
sensor node.  
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CHAPTER-6 
CONCLUSIONS AND FUTURE RECOMMENDATIONS 
 
6.1 Conclusions 
 
This research dissertation has presented the theoretical modelling of the channel 
potential, threshold voltage, subthreshold current and subthreshold swing of CSDG 
MOSFET using Evanescent-mode analysis to study the device performance with different 
device parameters like oxide thickness, gate length, radii silicon film difference, and 
biasing voltage. Moreover, the numerical simulations match the model. Furthermore, the 
switching characteristics of the CSDG MOSFET were applied to rectify the energy 
harvested with MEMS from the environment. This enhances circuit efficiency and 
provides a self-supportive micro-power system for wireless home appliances and 
telecommunication wireless sensor node. 
The modelling of the minimum surface potential was carried out to predict the accuracy 
of the device characterisation and better performance for the suppression of SCEs. It is 
observed that the reduction in the oxide thickness and radii difference of the proposed 
CSDG MOSFET as the channel length decreases improve the device performance and 
provide better immunity to SCEs. Also, the threshold voltage roll-off which is due to 2D 
field effect that originated from the source and drain region because of their proximity to 
the channel can be optimised by decreasing the oxide thickness and radii silicon film 
difference of the CSDG MOSFET. Furthermore, the behaviour of the DIBL was observed 
in our model which shows that the threshold voltage does not only depend on the decrease 
in channel length but also on the drain bias due to the increase in the surface potential at 
the drain end. 
Furthermore, the magnitude of the drain current of CSDG MOSFET at the subthreshold 
region, known as the subthreshold leakage, can be minimized by decreasing the oxide 
thickness. Also, it is observed that the decrease in the device channel length increases the 
subthreshold leakage. However, the coupling of the internal and external gate control over 
the channel limits the leakage. Also, it is observed that the subthreshold swing is directly 
proportional to oxide thickness and radii silicon film difference of the CSDG MOSFET. 
Hence, to control the drain current flow effectively for better switching characteristics, the 
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oxide thickness and the radii silicon film difference must be decreased moderately. 
Furthermore, the switching characteristics of the CSDG MOSFET are utilised in the design 
of the bridge rectifier circuitry for low-power devices.  
 
6.2 Future Recommendations 
 
The analytical model considered in CSDG MOSFET is assumed to have minimum 
channel length of 30 nm. However, at less than 30 nm channel length, the quantum 
mechanical effects become obvious in the CSDG MOSFET. Future research could 
consider the quantum mechanical effects by solving the Poisson equation and 
Schrodinger’s equation self-consistently. In addition, the influence of direct current, radio 
frequency (RF) and microwave noise on the nanoscale regime for CSDG MOSFET can 
also be considered. Also, the small-signal modelling and RF noise modelling of CSDG 
MOSFET can be considered in the future to observe the behavior of the device. 
Furthermore, an extensive study of CSDG MOSFET in the application of analogue and 
RF transmission can be carried out. Moreover, different metal gates like tin metal and 
molybdenum can be used in place of polysilicon to suppress SCEs. 
HFO2 can be used with the silicon oxide insulator to minimize the current tunneling 
effect that occurs as the CSDG MOSFET is scaled beyond 30 nm. Since, the leakage 
current depends on the barrier height, addition of HFO2 increases the barrier height and 
further prevents the leakage of current. This can be considered in the future to further 
improve the device performance at less than 30 nm channel length and enhance the gate 
oxide reliability. Also, for RF high-speed applications, vacuum gate dielectric can be used 
in the future to minimize hot carrier effects due to its low electric field. However, since 
the vacuum gate dielectric has low on-current and transconductance when compared to 
silicon oxide, adequate channel doping can be implemented with it for better performance 
of CSDG MOSFET device in the future. 
Also, Double Surrounding Gate Material (DSGM) or Triple Surrounding Gate Material 
(TSGM) can used for both the internal and external structure of the CSDG MOSFETs in 
the future to further enhance the analogue and digital radio frequency (RF) performance 
of the device structure. Since the DSGM and TSGM effectively screen the drain and source 
potential impact on the channel, this method can be used in the future to provide better 
immunity to short channel effects at nanoscale of less than 30 nm and maintain the scaling 
of the threshold voltage.  
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Furthermore, the noise characteristics of the device structure, such as the flicker noise, 
thermal noise and shot noise are more pronounced in the nanotechnology regime. These 
noise characteristics are yet to be fully exploited in the proposed CSDG MOSFET and can 
be considered in the future research work to observe the noise behavior of the proposed 
structure. 
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